{"as_of":"2026-08-15T06:58:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:19c69778270c256b6e0fc8ca2f313a6a869b7346c24874e467f4b9ad57a0432d","coverage":[{"denominator":19,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":19,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-12T21:36:11.973662Z","state":"measured"},{"denominator":20,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":20,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-09T22:24:49.983944Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-09T22:24:50.084305Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"cited_work":{"arxiv_id":"2411.08510","doi":null,"metadata_source":"pith","pith_arxiv_id":"2411.08510","snapshot_observed_at":"2026-08-09T22:24:50.084305Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","venue":"cs.SE","work_id":"157e0de8-700a-4eb2-a3dc-dc467f27c993","year":2024},"citing_paper":{"arxiv_id":"2501.18820","last_updated":"2025-01-31T00:35:55Z","snapshot_observed_at":"2026-08-13T15:15:25.357147Z","submitted_at":"2025-01-31T00:35:55Z","title":"SoK: Towards Effective Automated Vulnerability Repair","version":1},"reference_index":216,"source":"pdf_text","source_observed_at":"2026-08-09T22:24:49.983944Z"},"links":{"cited_paper":"/paper/2411.08510","citing_paper":"/paper/2501.18820"},"observation_digest":"sha256:0fa03458e46f2879b4c002032e7ca67b602c302d96f8db4f393d99d045c1c75c","observation_id":"9247417b-9c9c-409a-b4b0-d6c9712e8399","resolution":{"observed_at":"2026-08-09T22:24:50.092214Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2411.08510/citation-record","integrity":"/paper/2411.08510/integrity","json":"/paper/2411.08510/citation-record.json","paper":"/paper/2411.08510"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.324780Z","title":"Coverage-Directed Test Generation Auto- mated by Machine Learning – A Review,","venue":null,"work_id":"9620142a-cb37-4f59-b263-35d47390eee2","year":2012},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.885796Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:17451cd81b36cfda4ab6b77ea8961ae8c4bc65a77dbda93b111d24cf0daed3f3","observation_id":"bdff847b-a45b-4853-bfc9-71e0bfd8c30e","resolution":{"observed_at":"2026-08-12T21:36:12.329537Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.310218Z","title":"Improving Coverage of Simulation- Based Verification by Dedicated Stimuli Generation,","venue":null,"work_id":"0b689de9-99db-4721-863f-914c006cbbb9","year":2014},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.890954Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:31fecb0046aea9054ae89b21ae73ce72d2fb6f0907ab09190709680843b8cca4","observation_id":"d6e557f3-332a-4553-819d-439e1d93e713","resolution":{"observed_at":"2026-08-12T21:36:12.315150Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.296226Z","title":"A VERT: An Automatic Verilog Testbench Generation Tool for Grammatical Evolution,","venue":null,"work_id":"bf2b736d-ce48-43d1-8de0-2f788366a38f","year":2022},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.896110Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:c5dd7c8352940ab156f5bc787fcc881a6f8250a00aeccc87e4f6d1dc4a8885e7","observation_id":"0a3b81a9-3d96-467c-bf6d-783e674c30aa","resolution":{"observed_at":"2026-08-12T21:36:12.300997Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.281558Z","title":"Stimulus Generation for Con- strained Random Simulation,","venue":null,"work_id":"026d2ec6-5dca-4647-8c3b-7a0a765ec545","year":2007},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.901301Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:5efccbac9e58ee5ec10e2f45dbbf84ec9da5180f690aef9abf44d7b4ce37146b","observation_id":"0a8c2a9b-129c-433d-8cf3-97752096b7ba","resolution":{"observed_at":"2026-08-12T21:36:12.286506Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.266570Z","title":"Chip-Chat: Challenges and Opportunities in Conversational Hardware Design,","venue":null,"work_id":"f11476c4-992d-4ba4-bed5-f9f9f9c66692","year":2023},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.906138Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:08d664cb1853ac271b94852931fc46f869e8212bbb7bda38d4536473ddecdbbc","observation_id":"034a59f1-6c7c-454f-b52b-3e138e6b2099","resolution":{"observed_at":"2026-08-12T21:36:12.271509Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.250625Z","title":"Automated C/C++ Program Repair for High-Level Synthesis via Large Language Models,","venue":null,"work_id":"f99a5ded-0fb3-4fbe-94f8-bbf3cc70a2bf","year":2024},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.911086Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:ad66c8748136ed78761cd9e95f6965d6242f386d72a356b833687c9020a19c9b","observation_id":"a81f2c35-f915-432c-bb94-f480c81a52bc","resolution":{"observed_at":"2026-08-12T21:36:12.256097Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.235873Z","title":"Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design,","venue":null,"work_id":"3c5ee99a-b886-4bcf-a6c9-1c109ddd0f27","year":2024},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.916577Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:6e9574350ac5343b34b0f8e21a910092cd7f3cbf4f1f37a1c894a362dd4f3b3b","observation_id":"e7d04060-35ae-43b8-9332-882777e1f142","resolution":{"observed_at":"2026-08-12T21:36:12.240808Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:11.921229Z","title":"ChipGPT: How Far Are We From Natural Language Hardware Design,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.921229Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:045b549ddc7339a54501acecccf6806950f8c0acd9b9da9512294a1bb0a8b5ab","observation_id":"0760d29b-d852-4945-8624-8f72a27706d1","resolution":{"observed_at":"2026-08-12T21:36:11.921229Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.220105Z","title":"VerilogEval: Evaluating large language models for verilog code generation,","venue":null,"work_id":"8e1b2573-c60d-450c-b9f8-9fb2225615bc","year":2023},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.925890Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:eebda987ebe40be16101404521405c167eabdf3955c1f091be77f8acf17840c0","observation_id":"0caa5c51-2096-4510-be46-73e0e4acc77e","resolution":{"observed_at":"2026-08-12T21:36:12.225935Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.204521Z","title":"Machine Learning in Advanced IC Design: A Methodological Survey,","venue":null,"work_id":"3688eea2-d268-4fe0-b598-f952399c2d31","year":2023},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.930379Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:adf44c5cf79905cb6985c6c6785d20c2e2e2ee34c2692c5a03a93cacfe3ed91e","observation_id":"8d74b5fb-688e-4348-a63a-90d29f9cd7cb","resolution":{"observed_at":"2026-08-12T21:36:12.209582Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.188133Z","title":"Classification-Based Automatic HDL Code Generation Using LLMs,","venue":null,"work_id":"bae98a8f-95f3-49c9-b81c-b769aaa54c29","year":2024},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.934920Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:c2cbfc3982666621385e19dc84ee8be2526509958b1c663ba9eefde14f112a6b","observation_id":"fe1cf70c-7b53-4e3c-aaed-bf40d52164ef","resolution":{"observed_at":"2026-08-12T21:36:12.192924Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.16543","last_updated":"2024-05-20T19:50:06Z","snapshot_observed_at":"2026-08-13T05:15:43.250236Z","submitted_at":"2023-11-28T06:18:54Z","title":"RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.16543","snapshot_observed_at":"2026-08-12T21:36:11.939463Z","title":"RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.939463Z"},"links":{"cited_paper":"/paper/2311.16543","citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:67ad19e4459a1c622732b6feeb462766cd200b03c2605b4a1f856bdf8826f88a","observation_id":"4020c6c7-4f9f-45dc-a861-2739a2037f58","resolution":{"observed_at":"2026-08-12T21:36:11.939463Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.04887","last_updated":"2024-06-04T19:12:48Z","snapshot_observed_at":"2026-08-13T05:29:38.982995Z","submitted_at":"2023-11-08T18:46:39Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.04887","snapshot_observed_at":"2026-08-12T21:36:11.944732Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.944732Z"},"links":{"cited_paper":"/paper/2311.04887","citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:1a315722d0a2270de0bd9d7a86136a70f523c8b764e6af2062bc56f2871d7f6f","observation_id":"6bdf6cb3-5d5b-456c-9fbe-bdd5b4049b08","resolution":{"observed_at":"2026-08-12T21:36:11.944732Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-08-12T21:36:11.949534Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.949534Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:8ed7b8ef1d1f198ac952a89fdb6e9c6fccfae2650024b2e63f5a761a725988da","observation_id":"724a5186-1588-48ae-beb1-61a516e050b9","resolution":{"observed_at":"2026-08-12T21:36:11.949534Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.172996Z","title":"Au- toBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design,","venue":null,"work_id":"487fd3c0-be16-418f-81a2-c1bf06e468e8","year":2024},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.954252Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:8d762628abef0a96c6d17b1913e3a2b61833b1a5d2778185de11e4fcb43774f8","observation_id":"a11680a2-bb48-4a86-847f-12e111d28346","resolution":{"observed_at":"2026-08-12T21:36:12.177876Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.05232","last_updated":"2024-11-19T12:42:45Z","snapshot_observed_at":"2026-07-06T16:45:07.733095Z","submitted_at":"2023-11-09T09:25:37Z","title":"A Survey on Hallucination in Large Language Models: Principles, Taxonomy, Challenges, and Open Questions","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.05232","snapshot_observed_at":"2026-08-12T21:36:11.959111Z","title":"A Survey on Hallucination in Large Language Models: Principles, Taxonomy, Challenges, and Open Questions,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.959111Z"},"links":{"cited_paper":"/paper/2311.05232","citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:340b63f93bab339e6f123cf706b5daab90a1eccd8f250e693628e8249038c97d","observation_id":"cc5d1c6d-68be-412a-9ba1-fbb1b94b1e9b","resolution":{"observed_at":"2026-08-12T21:36:11.959111Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.157887Z","title":"Large Language Models Can be Lazy Learners: Analyze Shortcuts in In-Context Learning,","venue":null,"work_id":"926544eb-a22b-4501-a146-c7ea88ee636d","year":2023},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.964179Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:320375d93f0a0b03b926b4694e557c5951a4012e95dca890f255f7f5c156d1ba","observation_id":"3b6a32d2-918c-4559-a3c0-22fed537e037","resolution":{"observed_at":"2026-08-12T21:36:12.163039Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.141745Z","title":"The ICARUS verilog compilation system,","venue":null,"work_id":"be0d77c4-b3f1-421f-bc69-b8ed89885776","year":2024},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.969052Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:12b1828f75c5d6dd7cf67bf03d678d69e017e9fb62f1604ee3960497c4cf6d6e","observation_id":"5636d7f5-e868-4929-9c60-acc2461bd661","resolution":{"observed_at":"2026-08-12T21:36:12.147355Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T21:36:12.124755Z","title":"Problem sets - HDLBits,","venue":null,"work_id":"792509e6-f049-4e15-b550-b29b6f995be8","year":2019},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.973662Z"},"links":{"citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:13fe995ef35cbaa58341deadfaebbb10909126b28a363f935d9b15b7f748b76a","observation_id":"e9e0d649-9bf2-4105-91ac-78ae80eca4ec","resolution":{"observed_at":"2026-08-12T21:36:12.130690Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","latest_version":1,"primary_category":"cs.SE","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design"},"reference_resolution":{"displayed":19,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":5,"verified_exact":0,"verified_fuzzy":14},"total_outbound_references":19},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 15 August 2026, this Paper Citation Record lists 19 of 19 outbound references and 1 inbound Pith citation observation for arXiv:2411.08510."}