{"as_of":"2026-08-10T23:43:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:2e332444b7192a4f33959c41631677616d1ee5cf99157e198de9325723f71009","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":7,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":7,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":7,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":7,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T13:22:44.784746Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-01T21:06:13.603806Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2411.09317","last_updated":"2024-11-14T09:50:41Z","snapshot_observed_at":"2026-07-06T19:50:15.546603Z","submitted_at":"2024-11-14T09:50:41Z","title":"Pie: Pooling CPU Memory for LLM Inference","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.09317","snapshot_observed_at":"2026-08-07T13:22:44.784746Z","title":"Pie: Pooling CPU Memory for LLM Inference,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.21919","last_updated":"2025-05-28T03:05:55Z","snapshot_observed_at":"2026-08-07T13:17:02.968744Z","submitted_at":"2025-05-28T03:05:55Z","title":"Towards Efficient Key-Value Cache Management for Prefix Prefilling in LLM Inference","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T13:22:44.784746Z"},"links":{"cited_paper":"/paper/2411.09317","citing_paper":"/paper/2505.21919"},"observation_digest":"sha256:38756b4b7d4f2f6178c8760f1349c80d80e9697a833dad92ce6f52b3aac36439","observation_id":"d6e904c3-9c8b-42a7-95ff-0b9f54fb0e8d","resolution":{"observed_at":"2026-08-07T13:22:44.784746Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2411.09317","last_updated":"2024-11-14T09:50:41Z","snapshot_observed_at":"2026-07-06T19:50:15.546603Z","submitted_at":"2024-11-14T09:50:41Z","title":"Pie: Pooling CPU Memory for LLM Inference","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.09317","snapshot_observed_at":"2026-08-06T23:20:23.678478Z","title":"Pie: Pooling cpu memory for llm inference,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.18796","last_updated":"2025-06-23T16:03:32Z","snapshot_observed_at":"2026-08-09T09:48:55.086734Z","submitted_at":"2025-06-23T16:03:32Z","title":"Context-Aware CodeLLM Eviction for AI-assisted Coding","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-06T23:20:23.678478Z"},"links":{"cited_paper":"/paper/2411.09317","citing_paper":"/paper/2506.18796"},"observation_digest":"sha256:6b0647b95b296f833bc66e2cd0cc916e4e51b5b572d5d28ec45c9d7e4afcdda2","observation_id":"f5ebc106-9a77-4460-ad36-25dc35abfd6d","resolution":{"observed_at":"2026-08-06T23:20:23.678478Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2411.09317","last_updated":"2024-11-14T09:50:41Z","snapshot_observed_at":"2026-07-06T19:50:15.546603Z","submitted_at":"2024-11-14T09:50:41Z","title":"Pie: Pooling CPU Memory for LLM Inference","version":1},"cited_work":{"arxiv_id":"2411.09317","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2411.09317","snapshot_observed_at":"2026-07-01T21:06:13.603806Z","title":"Pie: Pooling cpu memory for llm inference.arXiv preprint arXiv:2411.09317","venue":null,"work_id":"c65f2db1-e070-47b4-8bb0-5206762f13a5","year":2024},"citing_paper":{"arxiv_id":"2601.20309","last_updated":"2026-05-18T19:51:16Z","snapshot_observed_at":"2026-07-06T22:43:17.026472Z","submitted_at":"2026-01-28T07:01:46Z","title":"SuperInfer: SLO-Aware Rotary Scheduling and Memory Management for LLM Inference on Superchips","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-21T15:26:01.283448Z"},"links":{"cited_paper":"/paper/2411.09317","citing_paper":"/paper/2601.20309"},"observation_digest":"sha256:d46590a454f8ee4018064793b7f6f772bed333c9b85116a26022385590dc6a37","observation_id":"80aa6f6a-cf01-4a21-91a7-38a281769119","resolution":{"observed_at":"2026-05-21T15:30:17.981268Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.09317","last_updated":"2024-11-14T09:50:41Z","snapshot_observed_at":"2026-07-06T19:50:15.546603Z","submitted_at":"2024-11-14T09:50:41Z","title":"Pie: Pooling CPU Memory for LLM Inference","version":1},"cited_work":{"arxiv_id":"2411.09317","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2411.09317","snapshot_observed_at":"2026-07-01T21:06:13.603806Z","title":"Pie: Pooling cpu memory for llm inference.arXiv preprint arXiv:2411.09317","venue":null,"work_id":"c65f2db1-e070-47b4-8bb0-5206762f13a5","year":2024},"citing_paper":{"arxiv_id":"2604.26074","last_updated":"2026-04-28T19:30:47Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2026-04-28T19:30:47Z","title":"DAK: Direct-Access-Enabled GPU Memory Offloading with Optimal Efficiency for LLM Inference","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-05-07T15:00:23.910898Z"},"links":{"cited_paper":"/paper/2411.09317","citing_paper":"/paper/2604.26074"},"observation_digest":"sha256:d2d892ddfe30d76b3f0d207635309c66a27c4d3f0619f84118fbff46ded9119e","observation_id":"e3d9303b-31e5-4ffe-9b46-6f1d885b9227","resolution":{"observed_at":"2026-05-12T00:36:13.838450Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.09317","last_updated":"2024-11-14T09:50:41Z","snapshot_observed_at":"2026-07-06T19:50:15.546603Z","submitted_at":"2024-11-14T09:50:41Z","title":"Pie: Pooling CPU Memory for LLM Inference","version":1},"cited_work":{"arxiv_id":"2411.09317","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2411.09317","snapshot_observed_at":"2026-07-01T21:06:13.603806Z","title":"Pie: Pooling cpu memory for llm inference.arXiv preprint arXiv:2411.09317","venue":null,"work_id":"c65f2db1-e070-47b4-8bb0-5206762f13a5","year":2024},"citing_paper":{"arxiv_id":"2605.19481","last_updated":"2026-05-19T07:34:08Z","snapshot_observed_at":"2026-08-02T01:46:46.351301Z","submitted_at":"2026-05-19T07:34:08Z","title":"C2CServe: Leveraging NVLink-C2C for Elastic Serverless LLM Serving on MIG","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-05-20T02:10:57.582345Z"},"links":{"cited_paper":"/paper/2411.09317","citing_paper":"/paper/2605.19481"},"observation_digest":"sha256:279872e6c710f4522a28e383a1463de59bfeeee96ec5e423a140237c21d8a260","observation_id":"8d9f84d8-5603-4c8e-954b-1abe07e21e15","resolution":{"observed_at":"2026-05-20T02:12:58.319737Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.09317","last_updated":"2024-11-14T09:50:41Z","snapshot_observed_at":"2026-07-06T19:50:15.546603Z","submitted_at":"2024-11-14T09:50:41Z","title":"Pie: Pooling CPU Memory for LLM Inference","version":1},"cited_work":{"arxiv_id":"2411.09317","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2411.09317","snapshot_observed_at":"2026-07-01T21:06:13.603806Z","title":"Pie: Pooling cpu memory for llm inference.arXiv preprint arXiv:2411.09317","venue":null,"work_id":"c65f2db1-e070-47b4-8bb0-5206762f13a5","year":2024},"citing_paper":{"arxiv_id":"2605.28095","last_updated":"2026-05-27T07:52:03Z","snapshot_observed_at":"2026-08-05T11:09:49.545612Z","submitted_at":"2026-05-27T07:52:03Z","title":"SiDP: Memory-Efficient Data Parallelism for Offline LLM Inference","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-06-29T10:07:06.141581Z"},"links":{"cited_paper":"/paper/2411.09317","citing_paper":"/paper/2605.28095"},"observation_digest":"sha256:9b1ed6e7683fbe0aaca785b404f4665112cea0f2fb21a61cea548ca9d9042717","observation_id":"2139c1e5-0919-4034-86e2-85f2d4a980b5","resolution":{"observed_at":"2026-06-29T10:13:17.831528Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.09317","last_updated":"2024-11-14T09:50:41Z","snapshot_observed_at":"2026-07-06T19:50:15.546603Z","submitted_at":"2024-11-14T09:50:41Z","title":"Pie: Pooling CPU Memory for LLM Inference","version":1},"cited_work":{"arxiv_id":"2411.09317","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2411.09317","snapshot_observed_at":"2026-07-01T21:06:13.603806Z","title":"Pie: Pooling cpu memory for llm inference.arXiv preprint arXiv:2411.09317","venue":null,"work_id":"c65f2db1-e070-47b4-8bb0-5206762f13a5","year":2024},"citing_paper":{"arxiv_id":"2606.00866","last_updated":"2026-05-30T19:44:25Z","snapshot_observed_at":"2026-08-06T18:53:41.253747Z","submitted_at":"2026-05-30T19:44:25Z","title":"Idleness is Relative: Exploiting Tool-Call Idle Windows for Offloading in Agentic Systems with MORI","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-06-28T17:30:56.324289Z"},"links":{"cited_paper":"/paper/2411.09317","citing_paper":"/paper/2606.00866"},"observation_digest":"sha256:57b523d69a9d506c97d181df4612335f1bd77d5738c7f7ef97cea1428ff6a64f","observation_id":"ccee56d2-f0fe-4f2b-aab6-c2487cbbc0e9","resolution":{"observed_at":"2026-07-01T21:06:13.605179Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2411.09317/citation-record","integrity":"/paper/2411.09317/integrity","json":"/paper/2411.09317/citation-record.json","paper":"/paper/2411.09317"},"outbound":[],"paper":{"arxiv_id":"2411.09317","last_updated":"2024-11-14T09:50:41Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-07-06T19:50:15.546603Z","submitted_at":"2024-11-14T09:50:41Z","title":"Pie: Pooling CPU Memory for LLM Inference"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 7 inbound Pith citation observations for arXiv:2411.09317."}