{"as_of":"2026-08-10T00:45:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:7f7a5a717413d0ee23f295abac6a89ca3c9885e7f06cc7e58407234af477e721","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T13:48:50.248872Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-07-08T21:15:38.970353Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2411.11856","last_updated":"2025-03-04T21:25:03Z","snapshot_observed_at":"2026-08-10T00:01:00.557825Z","submitted_at":"2024-11-01T17:33:28Z","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","version":3},"cited_work":{"arxiv_id":"2411.11856","doi":null,"metadata_source":"pith","pith_arxiv_id":"2411.11856","snapshot_observed_at":"2026-07-08T21:15:38.970353Z","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","venue":"cs.AR","work_id":"09c97fe6-c905-4fe4-819b-7ab5b2d9d928","year":2024},"citing_paper":{"arxiv_id":"2607.05915","last_updated":"2026-08-03T09:30:57Z","snapshot_observed_at":"2026-08-06T23:31:36.894842Z","submitted_at":"2026-07-07T07:09:46Z","title":"PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-07-11T11:50:26.030339Z"},"links":{"cited_paper":"/paper/2411.11856","citing_paper":"/paper/2607.05915"},"observation_digest":"sha256:ec2bd1a6cca8fd16909db1a30f7eb8ba1cf9ba0d0d89180123f3f55db5813327","observation_id":"5e6352e0-16f5-4a57-b8a7-a02920fdcb32","resolution":{"observed_at":"2026-07-08T21:15:38.971556Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.11856","last_updated":"2025-03-04T21:25:03Z","snapshot_observed_at":"2026-08-10T00:01:00.557825Z","submitted_at":"2024-11-01T17:33:28Z","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.11856","snapshot_observed_at":"2026-08-05T13:48:50.248872Z","title":"Cadence Design Systems","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.03738","last_updated":"2026-08-04T14:32:43Z","snapshot_observed_at":"2026-08-08T10:40:59.401028Z","submitted_at":"2026-08-04T14:32:43Z","title":"AgenticECO: An Agentic Framework for ECO on 3D Integrated Circuits","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-05T13:48:50.248872Z"},"links":{"cited_paper":"/paper/2411.11856","citing_paper":"/paper/2608.03738"},"observation_digest":"sha256:e928f57d330709a3307d4430a47b00c320573b5cb394f61fd1a52b546d711ef1","observation_id":"66149bba-21a0-4295-85da-74b962e40dce","resolution":{"observed_at":"2026-08-05T13:48:50.248872Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2411.11856/citation-record","integrity":"/paper/2411.11856/integrity","json":"/paper/2411.11856/citation-record.json","paper":"/paper/2411.11856"},"outbound":[],"paper":{"arxiv_id":"2411.11856","last_updated":"2025-03-04T21:25:03Z","latest_version":3,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-10T00:01:00.557825Z","submitted_at":"2024-11-01T17:33:28Z","title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2411.11856."}