{"as_of":"2026-08-13T06:36:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a8b62ef60447b07446c56dceca671bc96ef5e1bb22b556d97512ebd424a1a8f5","coverage":[{"denominator":31,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":31,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-12T16:58:15.719784Z","state":"measured"},{"denominator":31,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":31,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-13T06:32:02.005865+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2411.13054/citation-record","integrity":"/paper/2411.13054/integrity","json":"/paper/2411.13054/citation-record.json","paper":"/paper/2411.13054"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:16.027320Z","title":"OverlaPIM: Overlap optimization for processing in-memory neural network acceleration,","venue":null,"work_id":"d3a2d816-ac87-4188-bcde-912658bd62e9","year":2023},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.626153Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:494518f6771c82e1f7a666e950aa95318acc353dd829e2a50eaaa60f8a03abf9","observation_id":"7eca4275-17a9-49e9-99db-0a0df4b2c361","resolution":{"observed_at":"2026-08-12T16:58:16.031252Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:16.017448Z","title":"Gnndrive: Reducing memory contention and i/o congestion for disk-based gnn training,","venue":null,"work_id":"4b5b40cb-d03f-4ffe-a253-ed2fe05f061d","year":2024},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.630195Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:ae04c596e5c2d03a54debe0933740ce694424835ec693bf529690643f6f0596d","observation_id":"efb35ac3-4ef2-4e0c-ae43-09cd1c6efc1f","resolution":{"observed_at":"2026-08-12T16:58:16.021499Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:16.008132Z","title":"Illusion of large on-chip memory by networked computing chips for neural network inference,","venue":null,"work_id":"23d91991-b474-434d-b0a4-ddd4783b1589","year":2021},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.633821Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:96d9a268cd804f0f350aa85543d9fb1bc6f30cd60632b7b3b06b87879bb558b2","observation_id":"11e0c85b-b71b-4e99-817d-454a9a30936e","resolution":{"observed_at":"2026-08-12T16:58:16.011693Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.998419Z","title":"Caffeine: Toward uniformed representation and acceleration for deep convolutional neural networks,","venue":null,"work_id":"9ab0bc68-d4a7-4502-b404-c9a7a0dec4f5","year":2018},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.637180Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:cb1efde04da78162e9b197e07ae39d5bec097149abff82ff6c5243aba8308ac3","observation_id":"fee89178-e8a4-4165-aa1f-a7e745df92d0","resolution":{"observed_at":"2026-08-12T16:58:16.001977Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.989106Z","title":"A 12nm linux-smp-capable risc-v soc with 14 accelerator types, distributed hardware power management, and flexible noc-based data orchestration,","venue":null,"work_id":"bdc9ab20-a480-493f-9afe-c41fb9b3307c","year":2024},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.640382Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:0cfcd573f4eda45b6748f95a9bb3891aa424a6667e745f68c60894957c409c5a","observation_id":"b02ef922-7555-4795-a9b5-03db0cd3bc99","resolution":{"observed_at":"2026-08-12T16:58:15.992698Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.980095Z","title":"Design and implementation of deep learning 2D convolutions on modern CPUs,","venue":null,"work_id":"5195dcf0-f8e3-46e8-92de-d774ca56c16f","year":2023},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.643945Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:43dbad75e4b5262aad8e9b345c257d0bd4813228e1f953c0a6d90e5e58371fec","observation_id":"b001cfe2-cabc-418c-a1fb-02382d3a038c","resolution":{"observed_at":"2026-08-12T16:58:15.983410Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.971153Z","title":"Metis AIPU: A 12nm 15TOPS/W 209.6TOPS SoC for cost-and energy-efficient inference at the edge,","venue":null,"work_id":"80d06fea-af73-484e-b690-d48fd99850e6","year":2024},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.647356Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:805e7ad08ba053f61e480413d6ca209a3bd395106e573e6272227b62b20d6ac0","observation_id":"88db6d77-3e7a-4613-8e31-8db5bc792312","resolution":{"observed_at":"2026-08-12T16:58:15.974674Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.962691Z","title":"DaxVM: Stressing the limits of memory as a file interface,","venue":null,"work_id":"e1e39355-c813-4420-aa28-97b6ddb344a2","year":2022},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.650235Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:e81b5330a90c9f5529e75d14c3afb6c3204a0292c3fd72f0e06137ca2a597525","observation_id":"5889870f-0625-4b5b-8f6c-92e84d17e658","resolution":{"observed_at":"2026-08-12T16:58:15.965876Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.954043Z","title":"Digital in-memory computing to accelerate deep learning inference on the edge,","venue":null,"work_id":"e6eb8fd0-8987-4dce-951e-a432825b05fd","year":2024},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.653307Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:a2a85655ae05fd4e37a4b34d667bf3a8341e29175ad934d6a963658d986166d0","observation_id":"974a3856-8642-456f-b126-71aed5755586","resolution":{"observed_at":"2026-08-12T16:58:15.957293Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.945031Z","title":"ReTransformer: ReRAM- based processing-in-memory architecture for transformer acceleration,","venue":null,"work_id":"1fa02d42-2cc1-4acf-9aeb-7f6136df3571","year":2020},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.656304Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:7299fbb58862407595dfd9617bb93c44ec5cde8c544c12d0df0f41fb79dcbe98","observation_id":"4c50542e-1bc7-48a7-9cd8-f50705f8b117","resolution":{"observed_at":"2026-08-12T16:58:15.948223Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.936067Z","title":"Lossless neural network model compression through exponent sharing,","venue":null,"work_id":"147f6c94-e29c-48ae-b1be-d1977f52be66","year":2023},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.659299Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:06daefd88f3530d4589b19c32981e9cc5e44c8276469451dc4783ad6f87379a8","observation_id":"e2f04eae-6b9a-4c2e-820d-d8f9f59e3bca","resolution":{"observed_at":"2026-08-12T16:58:15.939554Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.927352Z","title":"Ssr: Spatial sequential hybrid architecture for latency through- put tradeoff in transformer acceleration,","venue":null,"work_id":"4ac0b13d-cf8c-4e6e-afcc-1b2f4968b4c9","year":2024},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.662337Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:0da350ae79b1b888ca726ff993c9c4867b81681f40fa4ac1fa52b9da36b8aa46","observation_id":"0be6549d-61d1-483d-903a-91f7aefd5292","resolution":{"observed_at":"2026-08-12T16:58:15.930693Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.918410Z","title":"On ex- ploiting patterns for robust fpga-based multi-accelerator edge computing systems,","venue":null,"work_id":"5789a79e-d3e0-46e9-8271-3848b9dca317","year":2022},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.665164Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:3ee1820b714fe8ccadb92426842e7eb302efb4ac3b197624adfde425adbbe0b0","observation_id":"4e2a9903-01ea-4d5a-9c75-a32c6442e0bb","resolution":{"observed_at":"2026-08-12T16:58:15.921581Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.909946Z","title":null,"venue":null,"work_id":"e1203c66-105b-4811-a32a-33b8b16d9bd1","year":2020},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.668266Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:c1d824ddfed66482453f256d41bcad45249989d87fab2bd0ded723c15348f961","observation_id":"49708621-14c7-4ed6-bde0-56ee8f6c20c7","resolution":{"observed_at":"2026-08-12T16:58:15.912823Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.901066Z","title":"Analysis of the critical bits of a RISC-V processor implemented in an SRAM-based FPGA for space applications,","venue":null,"work_id":"a012ac09-fd3a-4e29-9cf6-91b52a7b73cd","year":2020},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.671116Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:59ba21aaa6d78c9e262044a2db86f8322ec940c3447d2b3ca03b4e3aa0e79d79","observation_id":"f594f250-01b7-40a6-bb95-2bf27d1bc04d","resolution":{"observed_at":"2026-08-12T16:58:15.904624Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.892621Z","title":"PIMLC: Logic compiler for bit- serial based PIM,","venue":null,"work_id":"99d21b4a-f6ff-4a8b-82be-3b9c0df242bc","year":2024},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.674148Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:1749bb3ecdd2c891a4efe45f37bd6677a688e8ef77a935ad9f605475899d8fa7","observation_id":"481f522c-c7ea-4a87-b4a2-0d38993266db","resolution":{"observed_at":"2026-08-12T16:58:15.895752Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.883953Z","title":"A 1-16b reconfig- urable 80kb 7T SRAM-based digital near-memory computing macro for processing neural networks,","venue":null,"work_id":"c479fef3-5b1c-4d26-b333-a6d2b19012ba","year":2023},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.677074Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:d0a27f2abb7e61acca2a5316afb29c4b1dce2a353f9c87679f4f7215fd0c9060","observation_id":"0e10294b-ef67-4599-b5c6-76c75b21b5d8","resolution":{"observed_at":"2026-08-12T16:58:15.887316Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.875236Z","title":"A 1.041-Mb/mm 2 27.38- TOPS/W signed-INT8 dynamic-logic-based ADC-less SRAM compute- in-memory macro in 28nm with reconfigurable bitwise operation for AI and embedded applications,","venue":null,"work_id":"2ca7c2af-8c80-4717-ad43-d26241f58767","year":2022},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.680124Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:8add791e6acdca75b6878e9937e736d0d56ad2c8b4b9402e687655fa0f4251cf","observation_id":"69cfa663-19f9-4b17-aa5c-198bbec6bf04","resolution":{"observed_at":"2026-08-12T16:58:15.878458Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.866799Z","title":"A flash-SRAM-ADC-fused plastic computing-in-memory macro for learning in neural networks in a standard 14nm FinFET process,","venue":null,"work_id":"edf64540-cec2-400a-a72e-5e4c79a8674b","year":2024},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.683002Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:6a05ca611f176bd1725a087ff5f15adacb97fc6dd5f8ab00099a9455674aa464","observation_id":"1ef22367-4281-453c-8e40-0d66452f8810","resolution":{"observed_at":"2026-08-12T16:58:15.869972Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.857641Z","title":"Probabilistic compute-in-memory design for efficient markov chain monte carlo sampling,","venue":null,"work_id":"d4ec0a2f-ddc3-4f15-b2bc-61e519e0aa58","year":2023},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.685875Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:d24606e5efdeb0d82115b2fc976ca8a6d1dd7a0a26343cc1b5f4cc7560224037","observation_id":"54973343-9362-44a7-9d07-2e5c745a5c46","resolution":{"observed_at":"2026-08-12T16:58:15.861200Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.848356Z","title":"Parallelizing SRAM arrays with customized bit-cell for binary neural networks,","venue":null,"work_id":"6af371d4-aebc-4862-bac2-828f234be03c","year":2018},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.689099Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:6e13d1f3f09dd97e4c58a8f70cca006303372b10411a7da4020a711a3ee97888","observation_id":"027fef2e-a6bd-4d24-935e-0b2dd4cf4052","resolution":{"observed_at":"2026-08-12T16:58:15.851960Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.839042Z","title":"Agile software-hardware co-design of ai-centric heterogeneous socs,","venue":null,"work_id":"8e2a41fd-9c92-4b7e-bcd8-fcf15888645c","year":2024},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.692250Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:3e6fad5a6eb18c0ed1dd0a4d89595fee53d94c9cc41402257ad73bbb4752f529","observation_id":"a0f66966-cf74-4e08-889c-0f8f5859eb5e","resolution":{"observed_at":"2026-08-12T16:58:15.842400Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.828774Z","title":"Hypar: Towards hybrid parallelism for deep learning accelerator array,","venue":null,"work_id":"38000985-aae9-483a-b988-b15845707bf2","year":2019},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.695156Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:6508f2c0934222abd2ab61fc88ec851fe06eb5a90166eb70e59405aed40c335e","observation_id":"22285e50-48b2-4d46-b37f-c43652360510","resolution":{"observed_at":"2026-08-12T16:58:15.833108Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.818585Z","title":"Neural network training on in-memory- computing hardware with radix-4 gradients,","venue":null,"work_id":"8654d263-0566-4cea-8648-288ac5e45aa7","year":2022},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.698100Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:6deee51945a47c04f699cf078106372b6b7fa495966ca00a453ff8e7260aadc9","observation_id":"a5e8a2db-e871-4694-8e93-a05755225e3f","resolution":{"observed_at":"2026-08-12T16:58:15.822247Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.808989Z","title":"Fpga/dnn co-design: An efficient design methodology for iot intelligence on the edge,","venue":null,"work_id":"2609034f-b6df-411e-9ba7-7393afc02bd5","year":2019},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.701117Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:fd89ac03d56df4bfbaa1f4636abe09713735a922468f9eaba9767f29815c848c","observation_id":"b9b677f6-d0f4-4aba-bfbe-9dd777867d51","resolution":{"observed_at":"2026-08-12T16:58:15.812411Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.798196Z","title":"Cloud-dnn: An open framework for mapping dnn models to cloud fpgas,","venue":null,"work_id":"264d3ff7-6b1c-4852-a402-3855864b7463","year":2019},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.704114Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:cc05e966c365be965240b0bd8c901b271110b9c04f7c35ea785988aa0088c8ab","observation_id":"7f753db8-1595-42a2-accc-bc84f2e38c08","resolution":{"observed_at":"2026-08-12T16:58:15.801879Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.788180Z","title":"Acgraph: Accelerating streaming graph processing via dependence hier- archy,","venue":null,"work_id":"78d07d28-3fce-4ea1-a487-340809126350","year":2023},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.707269Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:b16831efe5a69ca87b381a4c0ae358fe8aba7f325ad50d08b01d5c079888cb48","observation_id":"9acbad7e-6957-495d-89a6-027df5d9931f","resolution":{"observed_at":"2026-08-12T16:58:15.791676Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.778312Z","title":"Hardware/software co-design for machine learn- ing accelerators,","venue":null,"work_id":"0866436e-2766-4b99-a582-f851cf2240e3","year":2023},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.710376Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:6660be1ac1bf4f01d324bbbcf4d6e0f81eda3d4b3e0d46b699ce1093c27eab38","observation_id":"d4860e72-9af7-4e3c-ae88-675d78875894","resolution":{"observed_at":"2026-08-12T16:58:15.781925Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.768676Z","title":"PUMA: A programmable ultra-efficient memristor-based accelerator for machine learning inference,","venue":null,"work_id":"2e9f3358-a6ac-431d-b60d-bbcf307780c5","year":2019},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.713393Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:4bd621cfe7b3174b8926d10569d06afdea786c8c2076e487f37d0d76972809de","observation_id":"79bdbb47-33e7-45ef-9e9c-9d1aeb9fb59e","resolution":{"observed_at":"2026-08-12T16:58:15.772289Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.758794Z","title":"Hybrid-DBT: Hardware/software dynamic binary translation targeting VLIW,","venue":null,"work_id":"404cf794-6f11-4b58-8448-1f0eff2cdba0","year":2018},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.716711Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:7d0ebaaa0de338a3aca460b2201ff89af14bf824690c333eaabb2419eb1975d3","observation_id":"f8544481-19e7-4da3-b2ed-4d1564a067f2","resolution":{"observed_at":"2026-08-12T16:58:15.762534Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T16:58:15.745614Z","title":"Blas (basic linear algebra subprograms),","venue":null,"work_id":"6e17a0db-070b-4953-b652-e40fda7c2b48","year":2024},"citing_paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-12T16:58:15.719784Z"},"links":{"citing_paper":"/paper/2411.13054"},"observation_digest":"sha256:737e349b3d3abe7f6c083fb4809d8c072837bc460b56534136958b3559118c46","observation_id":"91cd331c-1c38-40a0-8ca2-26ba5d0f5f8e","resolution":{"observed_at":"2026-08-12T16:58:15.751395Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2411.13054","last_updated":"2024-11-20T06:03:56Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-12T16:50:38.665910Z","submitted_at":"2024-11-20T06:03:56Z","title":"Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators"},"reference_resolution":{"displayed":31,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":1,"verified_exact":0,"verified_fuzzy":30},"total_outbound_references":31},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 31 of 31 outbound references and 0 inbound Pith citation observations for arXiv:2411.13054."}