{"as_of":"2026-08-22T20:41:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:23d23e96c04ee4b6397204d19f520fcc1c02b1b506a8c3ce271d84a1d54aa828","coverage":[{"denominator":30,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":30,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-12T14:20:58.009790Z","state":"measured"},{"denominator":33,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":33,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-22T06:32:14.747728+00:00","state":"measured"},{"denominator":3,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":3,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-26T06:21:00.038218Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-04T12:39:49.528757Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"cited_work":{"arxiv_id":"2411.15442","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2411.15442","snapshot_observed_at":"2026-07-04T12:39:49.528757Z","title":"https://api.semanticscholar.org/CorpusID:274235019","venue":null,"work_id":"fbaacd2c-b260-4e27-a8a4-fac77033c58b","year":2024},"citing_paper":{"arxiv_id":"2604.02811","last_updated":"2026-04-15T05:23:09Z","snapshot_observed_at":"2026-08-03T17:05:57.832720Z","submitted_at":"2026-04-03T07:24:14Z","title":"ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-13T19:03:57.498462Z"},"links":{"cited_paper":"/paper/2411.15442","citing_paper":"/paper/2604.02811"},"observation_digest":"sha256:b25f67addbdb0730e03fce81806778e34699a89ad00dc11c1e49f77b0674685f","observation_id":"3ea4c2b7-0f31-4699-be13-18e95a08c098","resolution":{"observed_at":"2026-05-13T19:08:10.047602Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"cited_work":{"arxiv_id":"2411.15442","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2411.15442","snapshot_observed_at":"2026-07-04T12:39:49.528757Z","title":"https://api.semanticscholar.org/CorpusID:274235019","venue":null,"work_id":"fbaacd2c-b260-4e27-a8a4-fac77033c58b","year":2024},"citing_paper":{"arxiv_id":"2604.11044","last_updated":"2026-04-13T06:18:25Z","snapshot_observed_at":"2026-08-14T19:06:56.804222Z","submitted_at":"2026-04-13T06:18:25Z","title":"Automated SVA Generation with LLMs","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-10T16:14:26.057709Z"},"links":{"cited_paper":"/paper/2411.15442","citing_paper":"/paper/2604.11044"},"observation_digest":"sha256:92032ed7df262b8cbb54681e8eb9eee0a1c769cac950813f9e6e439d62d9cffd","observation_id":"2e14885b-2b24-4788-ad8f-c88c60210af5","resolution":{"observed_at":"2026-05-11T09:06:00.676358Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"cited_work":{"arxiv_id":"2411.15442","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2411.15442","snapshot_observed_at":"2026-07-04T12:39:49.528757Z","title":"https://api.semanticscholar.org/CorpusID:274235019","venue":null,"work_id":"fbaacd2c-b260-4e27-a8a4-fac77033c58b","year":2024},"citing_paper":{"arxiv_id":"2606.23759","last_updated":"2026-06-22T09:15:40Z","snapshot_observed_at":"2026-08-16T14:22:09.610291Z","submitted_at":"2026-06-22T09:15:40Z","title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-06-26T06:21:00.038218Z"},"links":{"cited_paper":"/paper/2411.15442","citing_paper":"/paper/2606.23759"},"observation_digest":"sha256:1f43fb7bae1c04b3bf1ea0fbbc568bd7c2b85d380784963df4e43cba36237c04","observation_id":"b4fea5ff-2a56-4661-aa8e-d1ae4c230ab0","resolution":{"observed_at":"2026-07-04T12:39:49.530224Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2411.15442/citation-record","integrity":"/paper/2411.15442/integrity","json":"/paper/2411.15442/citation-record.json","paper":"/paper/2411.15442"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.223489Z","title":"Autocc: Automatic discovery of covert channels in time-shared hardware,","venue":null,"work_id":"d55e5986-00ac-4c96-9b55-021774e3334c","year":2023},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.930464Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:00d0d42009967ff75da5f217d9dff0ccc5b3ca7f878c833825fe84e055f2bd5f","observation_id":"e9d53694-b143-471a-af73-673f2cc29e3c","resolution":{"observed_at":"2026-08-12T14:20:58.226377Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.215038Z","title":"Ieee standard for systemverilog–unified hardware design, specification, and verification language,","venue":null,"work_id":"82d8796a-982a-493e-a6ef-4c7810c28562","year":2012},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.933604Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:39aadc30d06f712f12995ad8306743c3644d2bc440ee4638f4682f358c6c0cb7","observation_id":"a80d8bd0-4477-44e0-8d33-cd2cd1729a02","resolution":{"observed_at":"2026-08-12T14:20:58.218049Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.206833Z","title":"Seligman, T","venue":null,"work_id":"7be26e5f-051a-401d-8936-d095f3e7886d","year":2023},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.936310Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:541088fe655ee345c2ffe34fb08a1cbe32e804f337f8fbed886b4c5e5744b0b1","observation_id":"9eca2cfd-7914-428d-85d8-625b25738424","resolution":{"observed_at":"2026-08-12T14:20:58.209785Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.199419Z","title":"Au- tosva: Democratizing formal verification of rtl module interactions,","venue":null,"work_id":"693e7851-44e3-4018-aade-3a4331b3a29c","year":2021},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.938962Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:839b7d49cbe5672a9bdcbbbcf9cd3c5c096b1fdb05fa84f9e21653df3c94c2c4","observation_id":"f382d551-326a-45d9-af1b-2952001c14fc","resolution":{"observed_at":"2026-08-12T14:20:58.202302Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.191807Z","title":"Instruction-level abstraction (ila) a uniform specification for system-on-chip (soc) verification,","venue":null,"work_id":"9a98c32b-f1ab-4120-8557-0407b3c0bd81","year":2018},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.942186Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:4fbf12d14203cc9c57910992bb43cc25e6a316b47d73e03fe11fc017c4804b9f","observation_id":"e51ab246-f5b9-4e31-87a5-7104d12d7793","resolution":{"observed_at":"2026-08-12T14:20:58.194656Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:57.945175Z","title":"Software testing with large language models: Survey, landscape, and vision,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.945175Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:3876c24019475c371d29b03f805ca5e9feef6cf6a4ca38c0d25c3104fde334d6","observation_id":"b905239c-3e6f-4776-ae4e-31c8be15f538","resolution":{"observed_at":"2026-08-12T14:20:57.945175Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2306.14027","last_updated":"2024-07-09T21:08:06Z","snapshot_observed_at":"2026-08-20T08:45:16.306897Z","submitted_at":"2023-06-24T17:44:36Z","title":"(Security) Assertions by Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2306.14027","snapshot_observed_at":"2026-08-12T14:20:57.947952Z","title":"Llm-assisted generation of hardware assertions,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.947952Z"},"links":{"cited_paper":"/paper/2306.14027","citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:a25e4862204f7f01073d4c022196203e76d2b76370d3e24787f597ce5b955dd4","observation_id":"a4f274ec-fb83-4638-92eb-c3d34fed5c05","resolution":{"observed_at":"2026-08-12T14:20:57.947952Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.180129Z","title":"(security) assertions by large language models,","venue":null,"work_id":"270a36f0-484e-4cf8-b3aa-8a5575ae1249","year":2024},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.950859Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:3d99f04c29d04c8ffe6fde55c3bdde828f4cff6501a96c9edf1fcab54bcd653e","observation_id":"a67cbee1-fb43-4d39-9cd3-7e1a0059bf0b","resolution":{"observed_at":"2026-08-12T14:20:58.183005Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:57.953374Z","title":"Using llms to facilitate formal verification of rtl,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.953374Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:c2a53212e40cfc921c5acffde5f395c9e890ace33f41d899355efd4869bc222e","observation_id":"0a8ebcf6-d4b6-474b-bdc5-c1c59778e39a","resolution":{"observed_at":"2026-08-12T14:20:57.953374Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.169263Z","title":"olmpics-on what language model pre-training captures,","venue":null,"work_id":"8d1e3673-049c-4d36-981f-02fe948a2ad6","year":2020},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.955764Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:ff628d913664ec41a0aef5fd5f25ccfcade757178c0979e8ecff211a8923429b","observation_id":"0a037e21-725c-49dc-b1d6-4fa2e2343381","resolution":{"observed_at":"2026-08-12T14:20:58.172107Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2006.10413","last_updated":"2020-10-10T10:09:46Z","snapshot_observed_at":"2026-08-15T10:57:58.540257Z","submitted_at":"2020-06-18T10:40:37Z","title":"Are Pretrained Language Models Symbolic Reasoners Over Knowledge?","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2006.10413","snapshot_observed_at":"2026-08-12T14:20:57.958492Z","title":"Are pretrained language models symbolic reasoners over knowledge?","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.958492Z"},"links":{"cited_paper":"/paper/2006.10413","citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:f5b4ad373cd265ec7f9b5d2c71fd7272d7d69ce6c1d735fb805c2bb531a022df","observation_id":"ec9209c9-e6db-4836-b213-a16e79568aec","resolution":{"observed_at":"2026-08-12T14:20:57.958492Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2112.11446","last_updated":"2022-01-21T18:39:38Z","snapshot_observed_at":"2026-08-09T14:52:01.161814Z","submitted_at":"2021-12-08T19:41:47Z","title":"Scaling Language Models: Methods, Analysis & Insights from Training Gopher","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2112.11446","snapshot_observed_at":"2026-08-12T14:20:57.961427Z","title":"Scaling language models: Methods, analysis & insights from training gopher,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.961427Z"},"links":{"cited_paper":"/paper/2112.11446","citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:38b95a2249acda86af2d040d70fe740d49208f67e012c85b83b09869df09a8cb","observation_id":"f31418c7-5d50-4c41-bc56-b07834bb14c0","resolution":{"observed_at":"2026-08-12T14:20:57.961427Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1906.02916","last_updated":"2019-06-30T22:30:19Z","snapshot_observed_at":"2026-08-15T04:31:33.137248Z","submitted_at":"2019-06-07T06:22:17Z","title":"Multi-hop Reading Comprehension through Question Decomposition and Rescoring","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1906.02916","snapshot_observed_at":"2026-08-12T14:20:57.964437Z","title":"Multi-hop reading comprehension through question decomposition and rescoring,","venue":null,"work_id":null,"year":1906},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.964437Z"},"links":{"cited_paper":"/paper/1906.02916","citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:4be5e2512eeb7bf294dd9f207bcbe4fc313ca381f0c911fc50dc7473acfbc5d7","observation_id":"aec7ad69-3ac6-445d-8a83-cc8e566ffbc9","resolution":{"observed_at":"2026-08-12T14:20:57.964437Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.162106Z","title":"Formal hardware verification with bdds: An introduction,","venue":null,"work_id":"dc9a3a0e-4bf5-4ed4-9874-7a71b9967667","year":1997},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.967191Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:43a0aa8b075bcde2e8df09663b3a72ec4a1421f763653e6e6c36091554a62286","observation_id":"d34b98d8-7cd3-4cce-bf0e-2c435d766692","resolution":{"observed_at":"2026-08-12T14:20:58.164856Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.153322Z","title":"Formal verification in hardware design: a survey,","venue":null,"work_id":"5fbc77f9-4004-47e2-9fac-ea6134090c3e","year":1999},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.969731Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:fcd4f7c6f0967b820cabc931fdfd0be8bd2cc8d516517227134d4e93e8841b9f","observation_id":"73cceaa9-c649-428c-afa2-aa0edb6ae0e8","resolution":{"observed_at":"2026-08-12T14:20:58.156830Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:57.972147Z","title":"Less training, more repairing please: revisiting automated program repair via zero-shot learning,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.972147Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:680e235175ad70e57e3e6a271a9508277bda6269b403fda0040461a3fd929d04","observation_id":"39e61a02-6492-4f3a-be21-30120c5a467c","resolution":{"observed_at":"2026-08-12T14:20:57.972147Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.141774Z","title":"A syntax-guided edit decoder for neural program repair,","venue":null,"work_id":"ada7ec1a-1b41-4a3d-a60c-6777e492c346","year":2021},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.974828Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:f723e1dc218b29794772d553d814e2bc76d94ee7ba0070d0073337d1d8966c92","observation_id":"6a8803d7-02e8-4f2d-a057-55882fc41952","resolution":{"observed_at":"2026-08-12T14:20:58.144500Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.134106Z","title":"Iter: Iterative neural repair for multi- location patches,","venue":null,"work_id":"465a1e8d-d307-4f11-9286-89a02a5baffa","year":2024},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.977406Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:5041b9fc5495b286665c8ff3949278d9e455a77a43d8f675674bd606d6142bc4","observation_id":"bcdab7cc-2273-4761-8857-bfdbc6baf515","resolution":{"observed_at":"2026-08-12T14:20:58.137162Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.126483Z","title":"Goldmine: Automatic assertion generation using data mining and static analysis,","venue":null,"work_id":"fb21a262-987a-470d-9e49-0922c24cb075","year":2010},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.979904Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:4d6ce844e07425112667a639c6cabc7112f1928be8e0c0bf246698aaac1010a4","observation_id":"11f54f93-332c-4c1f-ab90-25f6f35cada4","resolution":{"observed_at":"2026-08-12T14:20:58.129361Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.118323Z","title":"Automatic genera- tion of assertions from system level design using data mining,","venue":null,"work_id":"790991aa-40c2-4f4f-a6ba-0d44d47f6f11","year":2011},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.982386Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:3af5ab1b7ccff69037e0b2b3f2d8b7a9eb98668ce1e182b01a7079dbe05edac4","observation_id":"016e27ca-f801-47aa-a4cd-5fc57a5ebc03","resolution":{"observed_at":"2026-08-12T14:20:58.121926Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.110187Z","title":"Word level feature discovery to enhance quality of assertion mining,","venue":null,"work_id":"11b5df24-f60d-4e53-8dc2-599d5c7c0c1f","year":2012},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.985066Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:8606f0902b31716e485e170b9936faedbfd864c47d116964df11d27aad8260b9","observation_id":"e6ad2f88-b08e-442e-869e-08db653965a3","resolution":{"observed_at":"2026-08-12T14:20:58.113837Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:57.987502Z","title":"A survey on assertion- based hardware verification,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.987502Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:037ebd62040ae771b8b1803d9381f09ac06c3480c2234d64e32b0203ea8949b1","observation_id":"219edcb9-7dc5-43d4-962a-8639a8d5361f","resolution":{"observed_at":"2026-08-12T14:20:57.987502Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:57.990801Z","title":"Verigen: A large language model for verilog code generation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.990801Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:50608b518ebee6deb99b5555b9fe20a7cd71d94a18d88073bc1194b10e926b41","observation_id":"a5b9d9e3-d33b-46f5-84ad-8886da1ac061","resolution":{"observed_at":"2026-08-12T14:20:57.990801Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.094989Z","title":"GitHub Copilot · Your AI pair programmer,","venue":null,"work_id":"52bcc6d0-ea29-4046-ab6d-d8af99612c02","year":2021},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.993294Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:7f92d5d4ee15178dcfdd23a0ff82244c81265091cf0a705edf4ad15c3dc2641b","observation_id":"471b1b74-eff3-44cb-b54b-8380a7bd7827","resolution":{"observed_at":"2026-08-12T14:20:58.098311Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:57.995843Z","title":"Dave: Deriving automatically verilog from english,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.995843Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:e11090249b42db606df842c56b2538ba26b60f80f945e098f5fff19fd29f3682","observation_id":"c9ef70a0-1a05-4f29-88bc-8b1b83bfa5d7","resolution":{"observed_at":"2026-08-12T14:20:57.995843Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.082534Z","title":"(2022, Nov.) Introducing chatgpt","venue":null,"work_id":"56e795a0-dc04-4bb5-b0dd-e90ec8cf3c3b","year":2022},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:57.998245Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:3c4f405ac76e5c29162b5aab74dd4601b85b21c1e7a9f1ef1e1f62983ed543c9","observation_id":"9131fc85-febd-4841-a317-34b211c7a738","resolution":{"observed_at":"2026-08-12T14:20:58.086233Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.074283Z","title":"(2023, Mar.) GPT-4","venue":null,"work_id":"781f14a4-9439-4df6-b56c-0ec86ed1e998","year":2023},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:58.001308Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:88556a2d9c680c4d7b55a213e8360d8daa5d4bd06c57d36e16e4fb4cd19a59e2","observation_id":"0bb6960f-b2d9-4b18-ae8c-abe644395c1b","resolution":{"observed_at":"2026-08-12T14:20:58.077036Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.067034Z","title":"Systemverilog assertions (sva),","venue":null,"work_id":"dd0c5d8a-fa84-467d-910a-8b8aa4a4a281","year":null},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:58.003754Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:8ec36022afa01763437a27c4d4a6038ae17cb7e5692d2dd67cacde3da0a08884","observation_id":"604b2d46-ab70-4952-8e3c-be71acb8eea0","resolution":{"observed_at":"2026-08-12T14:20:58.069664Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.057942Z","title":"[Online]","venue":null,"work_id":"d5d35fcd-9fd7-42e2-a6e3-345f12aa0bf6","year":null},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:58.006896Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:59ba93cf22cb733903d0021e548a0c9ed09bea2375de9519af6149aa89ecc5ea","observation_id":"67dd520d-055a-499c-aa32-da87ca0404ac","resolution":{"observed_at":"2026-08-12T14:20:58.061275Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:20:58.049059Z","title":null,"venue":null,"work_id":"291cf75e-72e6-46e2-9fd5-05c8c959f9c5","year":null},"citing_paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-12T14:20:58.009790Z"},"links":{"citing_paper":"/paper/2411.15442"},"observation_digest":"sha256:15e3318cd42a2a01d2d5d62519f095c747227695b4859ffc0aee5f42ce571436","observation_id":"27f8f47a-c267-4786-97e9-6b2648e6db84","resolution":{"observed_at":"2026-08-12T14:20:58.052813Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2411.15442","last_updated":"2024-11-23T03:52:32Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-18T16:32:27.600734Z","submitted_at":"2024-11-23T03:52:32Z","title":"Automatic High-quality Verilog Assertion Generation through Subtask-Focused Fine-Tuned LLMs and Iterative Prompting"},"reference_resolution":{"displayed":30,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":11,"verified_exact":0,"verified_fuzzy":19},"total_outbound_references":30},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"thesis":"As of 22 August 2026, this Paper Citation Record lists 30 of 30 outbound references and 3 inbound Pith citation observations for arXiv:2411.15442."}