{"as_of":"2026-08-13T08:29:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:b1150ca7a780087dd0163883e08ce140174369127d946391d8e54ef296608b34","coverage":[{"denominator":19,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":19,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-12T14:17:36.770316Z","state":"measured"},{"denominator":19,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":19,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-13T06:32:02.005865+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2411.15521/citation-record","integrity":"/paper/2411.15521/integrity","json":"/paper/2411.15521/citation-record.json","paper":"/paper/2411.15521"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:37.108429Z","title":"<http://www.itrs.net/> [October 2015]","venue":null,"work_id":"895f5a20-b5f4-4a3e-b9ef-000a12be5b20","year":2015},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.676888Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:8625e01ef62620638c62e10528334d3a8c5580ccd546da28621edc2b39c32195","observation_id":"54023bd9-6f00-453a-a97d-fceef85d5a0f","resolution":{"observed_at":"2026-08-12T14:17:37.114324Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:37.091593Z","title":"Pavlov, M","venue":null,"work_id":"aca16de7-d9cd-4cfb-8fc8-59ed4cccbc3b","year":2008},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.682938Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:d2a4506b9b343eda299671967c8e6bd6824aa91adf9dcbf14145e0cf19b48481","observation_id":"5b11b36b-61e6-415a-baee-34d11ef60e36","resolution":{"observed_at":"2026-08-12T14:17:37.097182Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:37.075164Z","title":null,"venue":null,"work_id":"f4ec0270-390e-4d1e-a4c1-398b86bea81e","year":2008},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.688385Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:2d5d136b476cfa9187f9a78200a1be8f9078be9338a6fdebd305d1426d7449a6","observation_id":"b36fa700-6bf9-47a5-a64e-f9c5a2634d36","resolution":{"observed_at":"2026-08-12T14:17:37.080306Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:37.059943Z","title":"Aghababa, B","venue":null,"work_id":"51b82781-978a-455f-a5da-b0349e023244","year":2012},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.693890Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:af9aab6021c3262b45f8b488b8b5ca43f1d7f443037a3d2aeeb2c20b93c6d810","observation_id":"1a7cb2a7-5fc0-480d-8be9-3387cc02ef69","resolution":{"observed_at":"2026-08-12T14:17:37.064720Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:37.043804Z","title":"Hirabayashi, A","venue":null,"work_id":"53493202-d676-41a4-a328-201ea0d6ae33","year":2009},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.699361Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:73472f626e70744c558a72824ed375598d6f8cb28f8e43e2519963223f312f99","observation_id":"5576bd15-51f7-4b34-996d-11d5405cd769","resolution":{"observed_at":"2026-08-12T14:17:37.048939Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:37.026814Z","title":"Makino, N","venue":null,"work_id":"29d80f9a-5a5e-4612-bc2b-e9b05775a008","year":2012},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.705124Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:b5c39275501a2969f4db22233c3de3d56b90d1fa7a4a7757afe747ff5c879aeb","observation_id":"5043f04d-c74c-4f25-8da6-31d1d71fb1be","resolution":{"observed_at":"2026-08-12T14:17:37.032068Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:37.009350Z","title":"Carmona, G","venue":null,"work_id":"4dca0913-d212-4d16-a56d-a6c6eb08fe28","year":2014},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.710775Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:ee1dc56f9f7a72d094721c34285bbdfeed85147a188753f40656b4a0b615fd27","observation_id":"79fcaa80-5340-4834-8b5d-d80fdff22677","resolution":{"observed_at":"2026-08-12T14:17:37.015204Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.992866Z","title":null,"venue":null,"work_id":"08200fd6-6053-445c-929f-14842e42fb44","year":2009},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.715841Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:77c1d11ffb7733ce764e9a25f8b4dc91a3e1e71ed4b8f7b0ef3956212502a884","observation_id":"392f51fa-1ced-4978-a8be-d20533dd2537","resolution":{"observed_at":"2026-08-12T14:17:36.998087Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.975825Z","title":"Word-line power supply selector for stability improvement of embedded SRAMs in High Realiability Applications","venue":null,"work_id":"ac234175-7f87-449d-8a10-4d4013c976e3","year":2014},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.720781Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:54d9e53a0c77654d3480baf279a8dfca4341831805b31bdfd192582be9513e86","observation_id":"500525c7-de60-470d-8300-0832fb1e9c69","resolution":{"observed_at":"2026-08-12T14:17:36.980871Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.959755Z","title":"Alorda, G","venue":null,"work_id":"9dcfdf1a-009b-4436-89b8-37a96d60c423","year":2014},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.725853Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:f0626d5c5987eda0c9839f1eb8f3eab97cd6020d70e3b238ed7b36af5b14e632","observation_id":"d8a66db5-bbc5-41ab-a4ae-4285f20bedfd","resolution":{"observed_at":"2026-08-12T14:17:36.964688Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.942894Z","title":"Analytical modeling of SRAM dynamic stability","venue":null,"work_id":"69c7e78f-b1b8-4a54-ac51-573254c2593d","year":2006},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.730612Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:eefb539a3843da3d7d2387800d9cd8211e89d6fc8a2c5c5acfc763c9f339aff1","observation_id":"04a9dfdb-117d-4e74-818a-38b80af2de83","resolution":{"observed_at":"2026-08-12T14:17:36.948323Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.925560Z","title":"Zhang,, P","venue":null,"work_id":"20319442-9c97-41bc-a144-fb303434f7c9","year":2010},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.735159Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:aceeae274966ef17e5f5a0904c8f6baadd0490a267069f431320b06266f9503e","observation_id":"ec9efc80-f99d-4fcf-a9b0-863180af8560","resolution":{"observed_at":"2026-08-12T14:17:36.930717Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.908900Z","title":"Khalil, M","venue":null,"work_id":"4da02690-40e4-4532-a40e-c6c7f398c62c","year":2008},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.739978Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:2cd028694d38a593a0bfa2a370640e2cdd0102f2d96cc49e9c37262d3769a679","observation_id":"4dbc84f8-9abc-49b0-83df-fc3fa3e1d135","resolution":{"observed_at":"2026-08-12T14:17:36.913944Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.890849Z","title":"Design and Implementation of Dynamic Word - Line Pulse Write Margin Monitor for SRAM","venue":null,"work_id":"efd3b59d-5e2d-407f-bbff-5dd3576a99fd","year":2012},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.744847Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:f89bb57e2ed093ea1cb3935f4dfd79f35c2f41e64aa609a6d98d6f780c139217","observation_id":"0af377d9-d6a2-4baa-9c2e-368b26349fbb","resolution":{"observed_at":"2026-08-12T14:17:36.896585Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.872732Z","title":"Bhavnagarwala, S","venue":null,"work_id":"aa8bc316-d939-4be2-ba6c-763dba650ab4","year":2008},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.750253Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:2d77e5846e9e54aee66a0a23ca7c7e77c6a7dc7596261dad4c96cda9e22f3178","observation_id":"0d0a72d1-587e-4942-afeb-38c766a5e235","resolution":{"observed_at":"2026-08-12T14:17:36.878341Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.856485Z","title":"Grossar , M","venue":null,"work_id":"83cbf9b5-28ce-4a0d-9ea4-258c61445a54","year":2006},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.755305Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:d7a6f837d9dd24851c04ee679c9f6a40f11acefb75a6b788e7ceda266be259a0","observation_id":"5b86d3f1-5500-4f3c-8a51-d9d58d20f134","resolution":{"observed_at":"2026-08-12T14:17:36.861503Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.839261Z","title":"Fisher, E","venue":null,"work_id":"d3307946-92e3-47bc-b472-24733a73a663","year":2008},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.760675Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:3f1f13d76b4928c4a64e46bc157c462bbef4e5b53de5362a11ae7e429c62a4b3","observation_id":"8a4c4f06-f63d-44fb-83a0-50bbd307b011","resolution":{"observed_at":"2026-08-12T14:17:36.844558Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.820967Z","title":"A new combined methodology for write -margin extraction of advanced SRAM","venue":null,"work_id":"45beb882-2736-4754-be51-c558c5ceca56","year":2007},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.765554Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:51cb61f31c3c21ccfa19a38affe8df6e81bbf5a710d55e9bd5e6c6f5233be6f7","observation_id":"e6fa674c-9608-4ae4-898d-de965646ba43","resolution":{"observed_at":"2026-08-12T14:17:36.827509Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T14:17:36.802905Z","title":"Torrens, S","venue":null,"work_id":"901fb172-64d4-456f-9838-45e936e91a5f","year":2014},"citing_paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-12T14:17:36.770316Z"},"links":{"citing_paper":"/paper/2411.15521"},"observation_digest":"sha256:965c02f08b450abd48c0e40881a53396cf7fcd09eb145bb8f3fe10d9bb473b7e","observation_id":"7e4432da-63a3-4170-8cab-fd0eb9e83b2f","resolution":{"observed_at":"2026-08-12T14:17:36.809021Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2411.15521","last_updated":"2024-11-23T10:48:35Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-12T14:09:47.075014Z","submitted_at":"2024-11-23T10:48:35Z","title":"An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies"},"reference_resolution":{"displayed":19,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":2,"verified_exact":0,"verified_fuzzy":17},"total_outbound_references":19},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 19 of 19 outbound references and 0 inbound Pith citation observations for arXiv:2411.15521."}