{"as_of":"2026-08-13T08:00:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:b8964a1da0d2c9fddbe8ccaacfae2fd3d11ee4bffd9bc4a15b9d36bfe571876c","coverage":[{"denominator":14,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":14,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-12T13:09:23.785287Z","state":"measured"},{"denominator":15,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":15,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-13T06:32:02.005865+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-09T18:13:10.573710Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-09T18:13:10.610775Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"cited_work":{"arxiv_id":"2411.16806","doi":null,"metadata_source":"pith","pith_arxiv_id":"2411.16806","snapshot_observed_at":"2026-08-09T18:13:10.610775Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","venue":"cs.AR","work_id":"06c44283-ad79-4c8a-81b2-72c9428d91ac","year":2024},"citing_paper":{"arxiv_id":"2502.00687","last_updated":"2025-02-02T06:15:55Z","snapshot_observed_at":"2026-08-13T01:54:30.723316Z","submitted_at":"2025-02-02T06:15:55Z","title":"A Flexible Precision Scaling Deep Neural Network Accelerator with Efficient Weight Combination","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:10.573710Z"},"links":{"cited_paper":"/paper/2411.16806","citing_paper":"/paper/2502.00687"},"observation_digest":"sha256:c4c02395eca0c1b256b3cc40a210b105927a2548afd2b074dcb550bcaa12d846","observation_id":"dc0824a7-1795-4895-9425-fe3f56633da4","resolution":{"observed_at":"2026-08-09T18:13:10.616170Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2411.16806/citation-record","integrity":"/paper/2411.16806/integrity","json":"/paper/2411.16806/citation-record.json","paper":"/paper/2411.16806"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:23.720103Z","title":"16.4 an 89tops/w and 16.3 tops/mm 2 all-digital sram-based full-precision compute-in memory macro in 22nm for machine-learning edge applications","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.720103Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:870fea0ea9f599f76068bc97f5875576fa0073d8b3f94cace025412235cf9c4a","observation_id":"fe37b631-8927-48a3-a776-6c892b3f6234","resolution":{"observed_at":"2026-08-12T13:09:23.720103Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:24.155252Z","title":"A 5-nm 254-tops/w 221-tops/mm 2 fully- digital computing-in-memory macro supporting wide-range dynamic- voltage-frequency scaling and simultaneous mac and write operations","venue":null,"work_id":"c1ac3e9f-1493-4cc4-8491-19fd52d44d1a","year":2022},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.726117Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:37c7fdb9370eeb2bc579e92619df6a9cc1ea65fac97f90155c935d7d88f171b3","observation_id":"d7a56884-0765-4223-8849-667812da89ca","resolution":{"observed_at":"2026-08-12T13:09:24.161905Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:24.136433Z","title":"A 4nm 6163-tops/w/b 4790-tops/mm2/b sram based digital-computing-in-memory macro supporting bit-width flexibility and simultaneous mac and weight update","venue":null,"work_id":"7ad3c54f-d749-4837-97bb-260b363e0cd9","year":2023},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.731185Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:8ef6038894d3d7445366bac7570abe845175b250f6f8cccf5cb7726e78dd3075","observation_id":"f061838a-0419-4459-80ba-fd96e68a8b38","resolution":{"observed_at":"2026-08-12T13:09:24.142484Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:24.119211Z","title":null,"venue":null,"work_id":"eff01420-fb07-4d41-a4bf-ee0f8ec72a89","year":2024},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.736219Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:d78381242cdae0fb8cffcff6bc70c780b48e1d202cce01060160021a03ba0c09","observation_id":"5d7c38e5-27cf-41b7-b809-7179fd362848","resolution":{"observed_at":"2026-08-12T13:09:24.123493Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:24.104195Z","title":"Autodcim: An automated digital cim compiler","venue":null,"work_id":"2acca016-5865-442e-bbc7-e7b8f9b49eab","year":2023},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.741402Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:ca976863629bf176dc19faed05f28b22cd197109517a16e9f350626ab4577987","observation_id":"466b8813-ebe6-41f9-9695-65586b3d2c79","resolution":{"observed_at":"2026-08-12T13:09:24.108839Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:24.087186Z","title":"Auto- matic generation of structured macros using standard cells–application to cim","venue":null,"work_id":"a74ae81a-7262-455c-942a-107bd28a56a9","year":2023},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.746178Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:c0caf7ab5db0b76aad5835eac0cfa25796f84e5d3a1d663b3d80e605c38f5b8f","observation_id":"ac8d89c6-8cc0-4aa5-ad93-4826e4415e7b","resolution":{"observed_at":"2026-08-12T13:09:24.093526Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2404.13062","last_updated":"2024-04-12T08:12:17Z","snapshot_observed_at":"2026-08-13T00:32:07.257592Z","submitted_at":"2024-04-12T08:12:17Z","title":"EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration","version":1},"cited_work":{"arxiv_id":"2404.13062","doi":null,"metadata_source":"pith","pith_arxiv_id":"2404.13062","snapshot_observed_at":"2026-08-12T13:09:23.964596Z","title":"EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration","venue":"cs.AR","work_id":"2f33fadf-ac79-44c4-9aa7-70474749d7a0","year":2024},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.751730Z"},"links":{"cited_paper":"/paper/2404.13062","citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:6f51a29f976762b769900013b95f8b71fda686646a6e4ed946ee3d32d336d3f9","observation_id":"74d6d7ac-3a79-474f-af18-58f2117dd1dd","resolution":{"observed_at":"2026-08-12T13:09:23.970973Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:24.070683Z","title":"Arc- tic: Agile and robust compute-in-memory compiler with parameterized int/fp precision and built-in self test","venue":null,"work_id":"9a4e4848-3a14-4029-b026-2910b4d954a6","year":2024},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.756642Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:392a1bdea5ab65bc1f9d6a05cc31db1d685aa900d75ce53778a0ca3f67c4a2eb","observation_id":"06a082cf-9a5a-42de-bcff-597efedfe9cf","resolution":{"observed_at":"2026-08-12T13:09:24.076227Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:24.052186Z","title":"Redcim: Reconfigurable digital computing-in-memory processor with unified fp/int pipeline for cloud ai acceleration","venue":null,"work_id":"82b2d7e5-e2b4-4822-93b2-a000604750ad","year":2022},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.761027Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:e4ebc65498b2de7b59a80c7efef93259c1a7dcc4e520a0ca5b4438fb33a8d339","observation_id":"4f61ba19-3d1a-4f4e-9530-2a2775815196","resolution":{"observed_at":"2026-08-12T13:09:24.058336Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:24.034416Z","title":"All-digital time-domain compute-in-memory engine for binary neural networks with 1.05 pops/w energy efficiency","venue":null,"work_id":"b3c106c3-9a34-487b-a52a-bc9fb4698c03","year":2022},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.765496Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:fd0aa6ae846fa4f973839daf4e9f63bff72d06c3f60c3b1fee390e3cabcb1f7c","observation_id":"1ce8e6c0-b95d-4bab-b90a-9e01250aedb4","resolution":{"observed_at":"2026-08-12T13:09:24.040369Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:23.770953Z","title":"Rescim: Variation- resilient high weight-loading bandwidth in-memory computation based on fine-grained hybrid integration of multi-level reram and sram cells","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.770953Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:4988224af503387ca012062ed82be397e11c7bf838a050e5180bbfc1b62446b0","observation_id":"7ef2421c-4be7-4b79-9036-a60939164228","resolution":{"observed_at":"2026-08-12T13:09:23.770953Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:24.017016Z","title":"Cream: computing in reram- assisted energy and area-efficient sram for neural network acceleration","venue":null,"work_id":"7cddb2c7-43c6-4b06-9a22-c318189375b7","year":2022},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.776330Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:c6f62df33da3abd5fbd468a82351cc071ebbfbf62b1eb1b5ba815f42fe37a3f9","observation_id":"c34c6e74-f88f-4015-888d-264c80abdb88","resolution":{"observed_at":"2026-08-12T13:09:24.022659Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:23.999336Z","title":"Tl-nvsram-cim: Ultra- high-density three-level reram-assisted computing-in-nvsram with dc- power free restore and ternary mac operations","venue":null,"work_id":"bce9917f-e7a1-4ec5-9e88-666e7bff619e","year":2023},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.780894Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:1e0a2e85742babd59f409b25efcb8fa68c8d84151e74c338dcc9aa63fdc7e47e","observation_id":"13878a6c-2781-47fa-b053-3e4909188be6","resolution":{"observed_at":"2026-08-12T13:09:24.004543Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T13:09:23.982563Z","title":"A 1–8b reconfigurable digital sram compute-in-memory macro for processing neural networks","venue":null,"work_id":"77ae1715-8b22-4fa2-8cc4-b1f7d3346d53","year":2024},"citing_paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-12T13:09:23.785287Z"},"links":{"citing_paper":"/paper/2411.16806"},"observation_digest":"sha256:17262b70f226954d5424655ecf8ad12fcf96b0cc620190ee4c14e350a5cae8a6","observation_id":"9c97b1cc-701a-4dac-a4c9-9de0965de8bf","resolution":{"observed_at":"2026-08-12T13:09:23.987555Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2411.16806","last_updated":"2025-01-05T08:00:01Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-12T13:03:53.693459Z","submitted_at":"2024-11-25T14:44:39Z","title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis"},"reference_resolution":{"displayed":14,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":3,"verified_exact":1,"verified_fuzzy":10},"total_outbound_references":14},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 14 of 14 outbound references and 1 inbound Pith citation observation for arXiv:2411.16806."}