{"as_of":"2026-08-13T02:46:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:7135a929ba12b5d35532ff1776881c2dd6c6623721d3bd43768d274fe1a0e8bc","coverage":[{"denominator":9,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":9,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-12T11:43:17.778878Z","state":"measured"},{"denominator":9,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":9,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-12T06:34:41.77262+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2411.17960/citation-record","integrity":"/paper/2411.17960/integrity","json":"/paper/2411.17960/citation-record.json","paper":"/paper/2411.17960"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:43:17.896079Z","title":"Understanding the energy consumption of dynamic ran- dom access memories,","venue":null,"work_id":"c6e73c9a-3270-48ca-9d08-4958a6935807","year":2010},"citing_paper":{"arxiv_id":"2411.17960","last_updated":"2025-09-03T09:04:30Z","snapshot_observed_at":"2026-08-12T11:37:23.638977Z","submitted_at":"2024-11-27T00:36:27Z","title":"Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements","version":3},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-12T11:43:17.747035Z"},"links":{"citing_paper":"/paper/2411.17960"},"observation_digest":"sha256:041fd60ac35d1283e720309f987b57f846ca1796c41d61761311559c9ae3b372","observation_id":"6de50577-3cc7-48de-be81-467140889315","resolution":{"observed_at":"2026-08-12T11:43:17.900225Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:43:17.884665Z","title":"DRAM power calculator","venue":null,"work_id":"6c79cf6d-ec11-4480-bcfb-b32a2f3b914d","year":null},"citing_paper":{"arxiv_id":"2411.17960","last_updated":"2025-09-03T09:04:30Z","snapshot_observed_at":"2026-08-12T11:37:23.638977Z","submitted_at":"2024-11-27T00:36:27Z","title":"Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements","version":3},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-12T11:43:17.751203Z"},"links":{"citing_paper":"/paper/2411.17960"},"observation_digest":"sha256:36d2056b66a6f5717f6ffc116b0f3a7d99e50dc1e1378ce2c3c194ad10386840","observation_id":"615195a4-28bb-442e-ac91-59273c833096","resolution":{"observed_at":"2026-08-12T11:43:17.888433Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:43:17.872592Z","title":"DRAMPower: A tool to model and estimate power consumption of DRAMs,","venue":null,"work_id":"89daf409-ca8e-408e-862e-06fcafd4699d","year":2015},"citing_paper":{"arxiv_id":"2411.17960","last_updated":"2025-09-03T09:04:30Z","snapshot_observed_at":"2026-08-12T11:37:23.638977Z","submitted_at":"2024-11-27T00:36:27Z","title":"Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements","version":3},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-12T11:43:17.755166Z"},"links":{"citing_paper":"/paper/2411.17960"},"observation_digest":"sha256:441f2c1cf7297d3deeedd79d533648190b12cb4ae5e3d6e4f4d88f755be3006e","observation_id":"df8630cb-d89a-46b4-902a-9b636e8b6c5e","resolution":{"observed_at":"2026-08-12T11:43:17.876977Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:43:17.860682Z","title":"What your DRAM power models are not telling you: Lessons from a detailed experimental study,","venue":null,"work_id":"86dee825-9dd6-4044-aa03-db3d9bb9ed3d","year":2018},"citing_paper":{"arxiv_id":"2411.17960","last_updated":"2025-09-03T09:04:30Z","snapshot_observed_at":"2026-08-12T11:37:23.638977Z","submitted_at":"2024-11-27T00:36:27Z","title":"Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements","version":3},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-12T11:43:17.758453Z"},"links":{"citing_paper":"/paper/2411.17960"},"observation_digest":"sha256:03504022fffdb1847a5430ce436671f5454c0cc0f37d96830be3eb99bc635cdb","observation_id":"39e2a133-c728-4d11-b37b-0f46e9aa5932","resolution":{"observed_at":"2026-08-12T11:43:17.865148Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:43:17.847476Z","title":"Sectored DRAM: A practical energy-efficient and high- performance fine-grained DRAM architecture,","venue":null,"work_id":"9ccd84b5-21f6-4a39-a854-bc99819496fa","year":2024},"citing_paper":{"arxiv_id":"2411.17960","last_updated":"2025-09-03T09:04:30Z","snapshot_observed_at":"2026-08-12T11:37:23.638977Z","submitted_at":"2024-11-27T00:36:27Z","title":"Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements","version":3},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-12T11:43:17.762489Z"},"links":{"citing_paper":"/paper/2411.17960"},"observation_digest":"sha256:05c93fe99d828aea76ab7a677faa29c10defab7249dab1b45184c043d4f474f9","observation_id":"272e6281-3621-4d32-996d-55eff2a4aff2","resolution":{"observed_at":"2026-08-12T11:43:17.851724Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:43:17.836016Z","title":"HDEEM: High definition energy efficiency mon- itoring,","venue":null,"work_id":"aedd2f24-f261-4429-bcd3-d7bda663bb99","year":2014},"citing_paper":{"arxiv_id":"2411.17960","last_updated":"2025-09-03T09:04:30Z","snapshot_observed_at":"2026-08-12T11:37:23.638977Z","submitted_at":"2024-11-27T00:36:27Z","title":"Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements","version":3},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-12T11:43:17.766637Z"},"links":{"citing_paper":"/paper/2411.17960"},"observation_digest":"sha256:734069edfaed3b10fb073802cccd83263a9d52ed96b9e3a18514a9b17006e47d","observation_id":"78940520-c541-4fe7-823e-ed0968f0c5e9","resolution":{"observed_at":"2026-08-12T11:43:17.839209Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:43:17.826291Z","title":"STREAM: Sustainable memory bandwidth in high performance computers,","venue":null,"work_id":"a3f230cb-2e6d-49bc-9d73-0d226d07450b","year":1995},"citing_paper":{"arxiv_id":"2411.17960","last_updated":"2025-09-03T09:04:30Z","snapshot_observed_at":"2026-08-12T11:37:23.638977Z","submitted_at":"2024-11-27T00:36:27Z","title":"Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements","version":3},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-12T11:43:17.770726Z"},"links":{"citing_paper":"/paper/2411.17960"},"observation_digest":"sha256:101a1a3736dc6d8ce1fac684e3a4f53dc0f33a90a9a00a3b9e509390971fe4eb","observation_id":"4cf1278b-4794-48c4-a38b-90d9e2a6a820","resolution":{"observed_at":"2026-08-12T11:43:17.829565Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:43:17.814717Z","title":"Pin: building customized program analysis tools with dynamic instrumentation,","venue":null,"work_id":"213dd25e-3f68-47dc-9cce-a9afd83e5066","year":2005},"citing_paper":{"arxiv_id":"2411.17960","last_updated":"2025-09-03T09:04:30Z","snapshot_observed_at":"2026-08-12T11:37:23.638977Z","submitted_at":"2024-11-27T00:36:27Z","title":"Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements","version":3},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-12T11:43:17.775141Z"},"links":{"citing_paper":"/paper/2411.17960"},"observation_digest":"sha256:fd406a7af0bc7ce50b3614bff6264c49736375759a9fa234bc2234f4ab96f2cc","observation_id":"2bb1077b-173a-4716-a8d9-3df2ac0f3015","resolution":{"observed_at":"2026-08-12T11:43:17.818958Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:43:17.799853Z","title":"Ramulator: A fast and extensible DRAM simulator,","venue":null,"work_id":"e4c32748-561f-4c6b-86c4-a47f3bb74158","year":2016},"citing_paper":{"arxiv_id":"2411.17960","last_updated":"2025-09-03T09:04:30Z","snapshot_observed_at":"2026-08-12T11:37:23.638977Z","submitted_at":"2024-11-27T00:36:27Z","title":"Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements","version":3},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-12T11:43:17.778878Z"},"links":{"citing_paper":"/paper/2411.17960"},"observation_digest":"sha256:d14fa8e00a75b003ce0a57f55e84f448bc3e89585a779ea64a3ac15d18fef102","observation_id":"f43b5780-370b-4c1e-8ca7-35899637ceda","resolution":{"observed_at":"2026-08-12T11:43:17.805791Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2411.17960","last_updated":"2025-09-03T09:04:30Z","latest_version":3,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-12T11:37:23.638977Z","submitted_at":"2024-11-27T00:36:27Z","title":"Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements"},"reference_resolution":{"displayed":9,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":9},"total_outbound_references":9},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 9 of 9 outbound references and 0 inbound Pith citation observations for arXiv:2411.17960."}