{"as_of":"2026-08-13T05:09:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:fb7760ec4bda06930816cbdf75ba75db210d6f8524ddc781eb1db051ad7b1fa0","coverage":[{"denominator":38,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":38,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-12T11:35:32.605432Z","state":"measured"},{"denominator":38,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":38,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-12T06:34:41.77262+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2411.18114/citation-record","integrity":"/paper/2411.18114/integrity","json":"/paper/2411.18114/citation-record.json","paper":"/paper/2411.18114"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.183408Z","title":"1 are turned off, giving rise to the leakage currents I S1 and I S2 respectively","venue":null,"work_id":"77feb261-10c2-4d47-8c26-a29d9b97d179","year":null},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.434611Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:3802d95d1ebd6e0238fa74b48f516df88b9ae09f10865303bacd3c1cb9c05f41","observation_id":"ce1d63a1-cce8-478b-a899-0625f9302ea7","resolution":{"observed_at":"2026-08-12T11:35:33.188265Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.168006Z","title":null,"venue":null,"work_id":"5d5a18e9-af64-4b5d-8564-cca44c89dcaa","year":null},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.441078Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:78da2dde422f3f07c16c329849f06bce9e97774908f529286ab0ff5d02d017ac","observation_id":"4c10b56d-e5fc-41c8-a3da-8fff7b79ce5b","resolution":{"observed_at":"2026-08-12T11:35:33.173050Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.152841Z","title":null,"venue":null,"work_id":"d72d0d33-fa10-4697-b848-65f5292aaf87","year":null},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.445710Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:ffd0dbb0c8591555aa60a7f3b843dac3b0efa32d1ee39f9e021a1fd340eef6a8","observation_id":"4e80259f-e171-4895-b363-a3b311729194","resolution":{"observed_at":"2026-08-12T11:35:33.157813Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.137742Z","title":"[Online]","venue":null,"work_id":"3c262920-225d-483e-a291-4a538e656e75","year":2016},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.450625Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:249f4f998c2484495b0ba5e49b492465b8fa367be5b0943c3c23c8bf274e116c","observation_id":"823f80bd-795b-4636-87c1-9c1026bfd5d0","resolution":{"observed_at":"2026-08-12T11:35:33.142761Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.122970Z","title":"Scale changes in electronics: Implications for nanostructure devices for logic and memory and beyond,","venue":null,"work_id":"22de4e1c-d00e-45f8-8459-2baec188e5da","year":2013},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.455658Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:63e653f53003f40ba1a819992b1a050fb8d060658655d819286371d98af286a6","observation_id":"89800315-2ecb-47ca-98ee-0b25e62d659d","resolution":{"observed_at":"2026-08-12T11:35:33.127937Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.108471Z","title":"A 14 nm FinFET 128 Mb SRAM With Vmin enhancement techniques for low-power Applications,","venue":null,"work_id":"b864d4ba-7d55-4f87-9829-e6239894dfac","year":2015},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.460453Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:f30cc681d6726d318724d9a0892ce54a4315086dcfc5a2ca41eb8e209b401c3a","observation_id":"9bf60924-6a7a-4bc4-a257-0651f36d69bf","resolution":{"observed_at":"2026-08-12T11:35:33.113608Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.093536Z","title":"Cheng, S","venue":null,"work_id":"13766bf9-fab7-4ede-9c09-2692f5f1476f","year":2007},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.465219Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:ab1123203e0075164550038200cd4ea329c76129c7d3c6bb7027a189a4a01309","observation_id":"0096abca-5d2b-44b0-8cfe-2c3e9a6944cb","resolution":{"observed_at":"2026-08-12T11:35:33.098876Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.079033Z","title":"A sub-600-mV, fluctuation tolerant 65-nm CMOS SRAM array with dynamic cell biasing,","venue":null,"work_id":"38b5c1c3-b631-40a4-8932-edc176dab0fa","year":2008},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.470099Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:02b7022bedaecba2f1d266fe72adc4a64c07a9cc0008a1e86d5a80d2905355c6","observation_id":"bc729560-7f4c-468f-8703-41dadb9602fc","resolution":{"observed_at":"2026-08-12T11:35:33.083682Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.064399Z","title":"Digital circuit design challenges and opportunities in the era of nanoscale CMOS,","venue":null,"work_id":"d457a71d-188c-4acd-9ace-03868ceabae4","year":2008},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.474494Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:7247b198c083ffdbaf22153c804a25f889b3c341bb51cfc58aa41fef5cdb9919","observation_id":"3877eae6-5ffe-4924-8fd1-fe6c10a02586","resolution":{"observed_at":"2026-08-12T11:35:33.069377Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.049289Z","title":"A voltage scalable 0.26 V, 64 kb 8T SRAM with V min lowering techniques and deep sleep mode,","venue":null,"work_id":"96b95bbe-7d27-478d-96f1-a63b79c5b532","year":2009},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.479493Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:d8a0d110fcd18e3af1fb817c13e23f5585d1622379a2f34d1e0e2608fbcaa76d","observation_id":"72cc2b9b-6690-42c6-bdca-ed942e9ca508","resolution":{"observed_at":"2026-08-12T11:35:33.054481Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.034839Z","title":"Design and analysis of a 32nm PVT tolerant CMOS SRAM cell for low leakage and high stability","venue":null,"work_id":"81f7d39d-d664-4449-a776-a48a236b43d2","year":2010},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.483882Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:33c6e6edf207b890652c1463393206b7ca6daf611433a7a2f4ff0b7c3fe1c2c7","observation_id":"849b382f-13a8-469b-bac6-ad4c5ecb6cdd","resolution":{"observed_at":"2026-08-12T11:35:33.039735Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.020016Z","title":"Sub-threshold 10T SRAM bit cell with read/write XY selection,","venue":null,"work_id":"c6f6c41e-046d-45a3-93b0-b1af2013f5af","year":2015},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.488347Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:b5e115a718c377f34830dda9b9f3e4a61f5c3161a2658f018f550f6a4b0d0d1b","observation_id":"18962f62-b555-419e-b8fd-c13f4b3f7fa9","resolution":{"observed_at":"2026-08-12T11:35:33.024770Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:33.005830Z","title":"A read -static-noise-margin-free SRAM cell for low-VDD and high-speed applications,","venue":null,"work_id":"19348725-fe71-49a6-8e17-8a162a7a8074","year":2006},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.493183Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:b81ea901f3fe4b5837687e8fc3ac2379c0bd57005c630cd99fff3a77a7152143","observation_id":"e5826423-c6ed-479a-96da-da69fb52cc1b","resolution":{"observed_at":"2026-08-12T11:35:33.010549Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.991093Z","title":"A 256 kb sub-threshold SRAM in 65 nm CMOS,","venue":null,"work_id":"f0397c09-6e64-459d-a107-f8b5aa7430a2","year":2006},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.497677Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:2de8d9b9aa5ff39909881a93d562211e495ddf4042ecbfb8dae5563043998201","observation_id":"ecf20129-022b-4bd9-8ff0-49faaa16476e","resolution":{"observed_at":"2026-08-12T11:35:32.995983Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.975278Z","title":"A 45nm 2-port 8T-SRAM Using Hierarchical Replica Bitline Technique With Immunity From Simultaneous R/W Access Issues,","venue":null,"work_id":"07274fe8-d2f7-4394-979d-8677d15d0512","year":2008},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.502373Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:80807a8cc3c73da835c06de99e04d000e93349f0d31c3d74a9a45b78b2121273","observation_id":"64bd7b98-4d81-4d1f-9a4c-81a0e0937491","resolution":{"observed_at":"2026-08-12T11:35:32.980298Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.961394Z","title":"A discussion on SRAM circuit design trend in deeper nanometer-scale technologies,","venue":null,"work_id":"85bab105-d002-4eb7-b4ac-371981e4dd11","year":2010},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.506864Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:6002b485cb581f830d4082bbb2cf0f7181a3d75b5ff7b890b7e35646572980d6","observation_id":"19c23854-45ed-4096-94d2-8d1e9e6b8a87","resolution":{"observed_at":"2026-08-12T11:35:32.965943Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.947348Z","title":"A 5.3 GHz 8T-SRAM with operation down to 0.41 V in 65 nm CMOS,","venue":null,"work_id":"fe706c43-3e9e-4c19-9775-4796df240cb4","year":2007},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.511429Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:f6eb1a42caedf50371587e4c3f94b7eb7d3e694eeaca20af299b277b25705812","observation_id":"e7a028ab-b9e4-49e5-bb30-f3ce17fec41e","resolution":{"observed_at":"2026-08-12T11:35:32.951951Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.933327Z","title":"Impact of circuit assist methods on margin and performance in 6T SRAM,","venue":null,"work_id":"03696fb2-041d-4734-8c55-f2e8bac9afce","year":2010},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.515848Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:1ca8af33edc6b8281995a89c49bdb7919ca0dc1d389f737c7f91ee01e0790856","observation_id":"71d60303-6158-443e-8c94-de2407a7493b","resolution":{"observed_at":"2026-08-12T11:35:32.937905Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.919164Z","title":"On the efficacy of write- assist techniques in low voltage nanoscale SRAMs,","venue":null,"work_id":"085352f9-2207-4de7-ac77-ee4f0161a018","year":2010},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.520384Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:f74e77e676873d4825288a434f90b930bc0bda71cb6723691868d5d114c62b7b","observation_id":"dc0ff494-4c14-4bd8-bb5f-453f7922d4c8","resolution":{"observed_at":"2026-08-12T11:35:32.923841Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.904795Z","title":"A cross-layer framework for designing and optimizing deeply-scaled FinFET- based SRAM cells under process variations,","venue":null,"work_id":"800a4dc7-36e6-4fdb-a77d-d386f90bb28c","year":2015},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.524743Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:a5c5c58b6c36c480376f40e3b0978ab08eed85b477a97b256d3419909e6f9c86","observation_id":"90e0872e-b4da-42da-a52d-7cf7faf8dff0","resolution":{"observed_at":"2026-08-12T11:35:32.909498Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.890450Z","title":"FinFET based SRAM design: a survey on device, circuit, and technology Issues,","venue":null,"work_id":"eb273a58-3ccb-4e02-9df0-4c05094c3944","year":2014},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.529612Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:df93f18b93ce197422c2b39ea09d06af5d61195e8b2a6aa133e94b5d2179d169","observation_id":"1454f06e-64c1-4bdf-9475-a76137a85a89","resolution":{"observed_at":"2026-08-12T11:35:32.895165Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.875654Z","title":"0.4-V logic-library- friendly SRAM array using rectangular-diffusion cell and delta- boosted-array voltage scheme,","venue":null,"work_id":"0413b25e-4924-470b-be80-73574cd6ac82","year":2008},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.534085Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:ece5ef7df850223917cad2de100ea329de78457be09fc92f8fb7f714f00e162a","observation_id":"8b90195d-e489-4cd2-93be-34938c946a5b","resolution":{"observed_at":"2026-08-12T11:35:32.880872Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.862081Z","title":"Ohbayashi, M","venue":null,"work_id":"a919c4f2-a0a6-4171-8dee-7b2370e3d437","year":2007},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.538533Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:0f059e1ed93161e9535a67a2f8cd35d70f04952f31fc9d709255b81b1bfae0ac","observation_id":"107556e3-abaa-470a-b3ff-b251e0eaeefa","resolution":{"observed_at":"2026-08-12T11:35:32.866357Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.848332Z","title":"Matching Properties of MOS Transistors,","venue":null,"work_id":"375a2ab3-db13-4a1c-bb2f-29477a25eff7","year":1989},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.543283Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:8e48ce2cfa0d06a1eb0a460b0527e4ae3e2f47228482a437122d3f17eef86aec","observation_id":"f8ead562-1940-460f-9a55-f2a6a5f469f9","resolution":{"observed_at":"2026-08-12T11:35:32.852806Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.834584Z","title":"Fluctuation limits and scaling opportunities for CMOS SRAM cells,","venue":null,"work_id":"abd401c6-d449-4504-97d6-27329b6acf26","year":2005},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.547779Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:a5b021a55d1f404a080ea364ddb6c9b72d6a5024c26c76e7c2bdafb1607ba60f","observation_id":"3af557b9-958a-4d48-b36e-05f3159d66c9","resolution":{"observed_at":"2026-08-12T11:35:32.838993Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.820340Z","title":"An experimental approach to accurate alpha-SER modeling and optimization through design parameters in 6T SRAM cells for deep-nanometer CMOS,","venue":null,"work_id":"301db0ce-01d5-4a86-bc4a-d42618cfdbba","year":2014},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.552495Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:66e6603ae55ef6afb7b0ad88bf73f20d335521bdb6bfe3fcbcdd486410642e71","observation_id":"a11b41ca-8c45-4587-af2b-1427182f30de","resolution":{"observed_at":"2026-08-12T11:35:32.825199Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.806409Z","title":"A design-oriented soft error rate variation model accounting for both die-to-die and within-die variations in submicrometer CMOS SRAM cells,","venue":null,"work_id":"f8ea4c7f-f017-45b7-8b11-5c8c4505646a","year":2010},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.556858Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:462bb4bdf54b4bff70191d11b4cf07ed6c092211e5a7ea0a1653278107f1c71e","observation_id":"cb6f67e3-5f57-49d4-b3d5-059eb1d98ad4","resolution":{"observed_at":"2026-08-12T11:35:32.811110Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.792128Z","title":"Large-Scale SRAM Variability Characterization in 45 nm CMOS,","venue":null,"work_id":"7cb2e7d6-a2d0-4d55-9c75-b58488fa2978","year":2009},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.561321Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:ce2a3212c6e0c4e5ff13b3a82c253851e5c2f41b888348a3cb5b42d1aa0bbaf1","observation_id":"ad19743a-85fb-4093-8ab7-6f2cd9c4ee8e","resolution":{"observed_at":"2026-08-12T11:35:32.796849Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.777041Z","title":"Accurate modeling od dynamic variability of SRAM cell in 28 nm FDSOI technology,","venue":null,"work_id":"efcc1495-988e-4b6d-be50-274b811da12f","year":2014},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.566173Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:208bbccc59354353e31946272f74865b7b30eefe80d7c73896bae8235fc8483f","observation_id":"7527d03f-dc64-4c39-8c12-2d1f46eccdf2","resolution":{"observed_at":"2026-08-12T11:35:32.782263Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.762204Z","title":"Application-specific selection of 6T SRAM cells offering superior performance and quality with triple- threshold-voltage CMOS technology,","venue":null,"work_id":"694d8206-091c-4340-830b-f91df60d702a","year":2011},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.570717Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:992f5d5f6680672e8fbec89d77ebd7452218faa4cf2bec19a762fde868397b58","observation_id":"a0079a63-2bc3-4fe3-b1ad-2301f601eb27","resolution":{"observed_at":"2026-08-12T11:35:32.767270Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.747180Z","title":"A 4.6 Ghz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated read and write assist circuitry,","venue":null,"work_id":"d587af4e-f8c6-4ac3-9e40-0ac108b18865","year":2013},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.575228Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:b0fccc444419c4ef8baea9de8f16ffa0a41d0671e873d5c5c7155a3aa1986a82","observation_id":"ffd6e137-0c7c-4249-acba-1c956094c12b","resolution":{"observed_at":"2026-08-12T11:35:32.752161Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.732363Z","title":"Adaptive static and dynamic noise margin improvement in minimum-sized 6T- SRAM cells,","venue":null,"work_id":"8c7e2b31-53a9-4aa7-8e16-fe8a9245d3f5","year":2014},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.579668Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:826e2b12af2267228ab1b8bccfa4702bb90731162e53e50bd91fc3f9a629bb33","observation_id":"2f295503-f8e8-49f8-b5e2-7b2819065889","resolution":{"observed_at":"2026-08-12T11:35:32.737147Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.715796Z","title":"Soft-Error performance evolution on emergint low power devices,","venue":null,"work_id":"18977d1d-845f-45de-a7a9-64b2796dc905","year":2014},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.583994Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:8fe5a91041181aaf361f2a18a57154b8bb5b47c72e43437650656febf8775375","observation_id":"66d401a3-dde2-47fe-84ac-57eec1fd66fd","resolution":{"observed_at":"2026-08-12T11:35:32.721538Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.700549Z","title":"Thermal neutron-induced soft errors in advanced memory and logic devices,","venue":null,"work_id":"bd01192c-b76b-4ba3-9091-a12fb0e8ba33","year":2014},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.588322Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:40cc9b1e03b5c5bb034a222490523d74fde226e91166100fa55063cd14c4a40e","observation_id":"86d7f3f8-0a40-47ab-9635-1ea56aa92201","resolution":{"observed_at":"2026-08-12T11:35:32.705247Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.686130Z","title":"Impact of CMOS technology scaling on the atmospheric neutron soft error rate,","venue":null,"work_id":"cf34664d-6b93-42ac-8028-242f190a63dd","year":2000},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.592379Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:6b460a2d210d737483372cb562ac2da74a336f1f0b0b5bcb7e7635481f026ae9","observation_id":"3fd97e3f-b3a4-4912-95f6-8bc049dc6e3a","resolution":{"observed_at":"2026-08-12T11:35:32.691013Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.669515Z","title":"Detailed 8- transistor SRAM cell analysis for improved alpha particle radiation hardening in nanometer technologies,","venue":null,"work_id":"5315b6b1-bac1-4970-a72f-b4e99a91fa34","year":2015},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.596677Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:6a76b066b2ac6fe3d91ca858453f19210859b6627ff12ffd863df2b3ea60e40a","observation_id":"a53e891e-2377-4787-bd0f-2ad1b7d1e7bd","resolution":{"observed_at":"2026-08-12T11:35:32.674412Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.654334Z","title":"A comprehensive study on the soft-error rate of flip-flops from 90- nm production libraries,","venue":null,"work_id":"b45816ba-7502-4f45-b439-a04db7109740","year":2007},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.601162Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:44071c4f3033dbb1ea2929dcfb22a293513b6b805bdc5fe23f3f9a41f7870197","observation_id":"1f1a03c5-9833-4f5f-be46-5ea49df7c59b","resolution":{"observed_at":"2026-08-12T11:35:32.659344Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T11:35:32.635584Z","title":"SRAM Design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction,","venue":null,"work_id":"33f03dba-fbaa-4fad-9c55-0f31ac3d9162","year":2005},"citing_paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-12T11:35:32.605432Z"},"links":{"citing_paper":"/paper/2411.18114"},"observation_digest":"sha256:b31dfee21407da377558f6d032f44b09b775fcdad7800443ee9a5fae33863aa0","observation_id":"0de36e81-34ec-4e7e-b5d0-7f3d33c3f061","resolution":{"observed_at":"2026-08-12T11:35:32.642715Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2411.18114","last_updated":"2024-11-27T07:51:45Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-12T11:28:24.521320Z","submitted_at":"2024-11-27T07:51:45Z","title":"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors"},"reference_resolution":{"displayed":38,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":2,"verified_exact":0,"verified_fuzzy":36},"total_outbound_references":38},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 38 of 38 outbound references and 0 inbound Pith citation observations for arXiv:2411.18114."}