{"as_of":"2026-08-22T09:11:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:c6d2583bbaf5546cffc23bb147724ebdb0908584273c6597d944f641cd631df2","coverage":[{"denominator":22,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":22,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-11T23:18:23.254493Z","state":"measured"},{"denominator":22,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":22,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-22T06:32:14.747728+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2412.02619/citation-record","integrity":"/paper/2412.02619/integrity","json":"/paper/2412.02619/citation-record.json","paper":"/paper/2412.02619"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.969534Z","title":"Dynamics of sparsely connected networks of excitatory and inhibitory spiking neurons,","venue":null,"work_id":"f3511736-3639-4722-8c9c-4e35404e6a0a","year":2000},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.148306Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:20fec797edfe34476491a95e9b3464124cce74734dbcf478bd3ad260224ba7e7","observation_id":"44aee7fe-8210-479c-aea4-cb488bea7ee8","resolution":{"observed_at":"2026-08-11T23:18:23.974326Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.153187Z","title":"The cell-type specific cortical microcircuit: Relating structure and activity in a full- scale spiking network modela,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.153187Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:c9bfc25fc3c39431c55a768bb7af80474325ae15a83aba39a8ae8495fe2e0162","observation_id":"0a29cf45-5de4-4acf-b43c-c292abb66ad4","resolution":{"observed_at":"2026-08-11T23:18:23.153187Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.955548Z","title":"Sub-realtime simulation of a neuronal network of natural density,","venue":null,"work_id":"a1622013-22aa-4cce-b909-14df229c523d","year":2022},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.158597Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:a7ad285932033f5be37c238064702c57639fe3433bf0b933cabb1a4556a17818","observation_id":"9ab0cd41-1c47-41a0-bf10-5325f595ce1a","resolution":{"observed_at":"2026-08-11T23:18:23.960250Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.941740Z","title":"Extremely scalable spiking neuronal network simulation code: From laptops to exascale computers,","venue":null,"work_id":"2a511737-63d3-4ef2-94bd-ada9d5a6da07","year":null},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.162675Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:23fe981933627d7177d4136361cf77d6199576318e6ba276ed231d81cd2bc1cb","observation_id":"c708993c-e94e-4b3d-b0cb-b7d9e55cb042","resolution":{"observed_at":"2026-08-11T23:18:23.946347Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.173055Z","title":"CoreNEURON: An optimized compute engine for the NEURON simulator,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.173055Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:a813ae57266cb7d815a37cdc92f2decb424cd65b09ffd89d1c92a050b5100d4c","observation_id":"d4adc3d2-f8c5-41ea-a2ba-1b752cdacafc","resolution":{"observed_at":"2026-08-11T23:18:23.173055Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.928623Z","title":"Herten et al","venue":null,"work_id":"46ccca10-09f7-444a-a041-cecd6243d585","year":2024},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.177497Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:0f8658d33758e5fd1b5eab8696f82f7790c5ff0cc91ef14e824709cb1d871f61","observation_id":"31131c5f-19ef-47b4-b751-bc716430ec92","resolution":{"observed_at":"2026-08-11T23:18:23.932939Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.182223Z","title":"Large-scale neuromorphic spiking array processors: A quest to mimic the brain,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.182223Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:7b42fe98e60e8b5aa84579926a2e593ac026cb3021e9d56b5d400730412102ee","observation_id":"a81209e2-9a91-4bac-9102-6ee6c9ef815f","resolution":{"observed_at":"2026-08-11T23:18:23.182223Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2017.82775","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.683933Z","title":"Full wafer redistribution and wafer embedding as key technologies for a multi-scale neu- romorphic hardware cluster,","venue":null,"work_id":"fc11c06f-fc0e-4adf-824a-45e4d6a52a42","year":2017},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.186623Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:1d7373f7edfa913fb5cdc4bdc0039c862034e760eece4f39cf5fbe315034954a","observation_id":"d14f3e2b-b85b-49db-88f8-cfdfd1f38000","resolution":{"observed_at":"2026-08-11T23:18:23.690516Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.4249/scholarpedia.8427","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.369885Z","title":"Adaptive exponential integrate-and- fire model,","venue":null,"work_id":"cf41f54e-0760-4e90-ab4f-655be9170dd3","year":2009},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.191118Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:a3da258af563a8ba466034290921666ab42ee499a738a11c4713c6a951d33808","observation_id":"ec0e7b1d-4de6-4be2-84f6-2a4616c569f2","resolution":{"observed_at":"2026-08-11T23:18:23.375110Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.195961Z","title":"From clean room to machine room: Commissioning of the first-generation Brain- ScaleS wafer-scale neuromorphic system,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.195961Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:798fef29726a279fad6c56a022cb6ed86c1ef492412967f5e49a718a6630ac52","observation_id":"6c6a87ae-3668-4b81-b611-c35912d34c2c","resolution":{"observed_at":"2026-08-11T23:18:23.195961Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.200673Z","title":"PyNN: A common interface for neuronal network simulators,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.200673Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:73afc40b29324ae83949109992ab01daf7d1848c2bbb1ad7a5b2dac7c060f8d9","observation_id":"6ddcaf6c-72b5-4413-a4fb-e856c33659c9","resolution":{"observed_at":"2026-08-11T23:18:23.200673Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.205208Z","title":"NEST (NEural Simulation Tool),","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.205208Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:659e68933a316c8a8ab126aa1f742cc0dd39e64a3d0799634cef18dd6c9c2a0c","observation_id":"3fdc0048-cc09-4001-a66f-eed6ea7533c6","resolution":{"observed_at":"2026-08-11T23:18:23.205208Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.915156Z","title":"Large-scale experiments on wafer-scale neuromorphic hardware,","venue":null,"work_id":"863fedde-340d-4664-91ce-430d37a82078","year":2024},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.210338Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:5779512712717c03b7f84912339daf95c8e85f295cdc1123894b7396c6d7ba2b","observation_id":"33421e7e-847a-44c7-aa8d-0052183ec453","resolution":{"observed_at":"2026-08-11T23:18:23.919884Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1371/journal.pcbi.1004490","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.330691Z","title":"Scalability of asynchronous networks is limited by one-to-one mapping between effective connectivity and correlations,","venue":null,"work_id":"545d4397-f1aa-463e-bf4f-2bb52f860c4c","year":2015},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.215444Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:68c33649eacab7aea4e71f6f822bafa4ff93a3f2ac3276e632b00c24e5045e2e","observation_id":"ca199c62-dbb0-4611-ae39-8e91351dfb92","resolution":{"observed_at":"2026-08-11T23:18:23.336759Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.899309Z","title":"Characterization and com- pensation of network-level anomalies in mixed-signal neuromorphic modeling platforms,","venue":null,"work_id":"2f15d374-bb0b-4634-9393-5a82f4425059","year":2014},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.220282Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:04285017c92f4e1c7bf7117906a74f1b5b6eeb4d0138dd6639005ec3b19609ad","observation_id":"f1518b5b-fac3-4634-889d-6995c99084f8","resolution":{"observed_at":"2026-08-11T23:18:23.904739Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1016/j.neucom.2022.05","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.312505Z","title":"The operating system of the neuromor- phic BrainScaleS-1 system,","venue":null,"work_id":"f7c777d2-4b9e-417d-acb0-c282d6ae7874","year":2022},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.226047Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:a5ed949a2adb3fe0bc91f4e477f33ef70812ca1174abbc258a8d58670087d553","observation_id":"886761d3-3f15-4b80-9389-90b62772899a","resolution":{"observed_at":"2026-08-11T23:18:23.319940Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.231814Z","title":"neuroAIx-framework: Design of future neuroscience simulation systems exhibiting execution of the cortical microcircuit model 20 × faster than biological real-time,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.231814Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:d231dfa7f9a4beea6f13da241cefc83ac45a85aee95fa1f11901b69ca7c39b06","observation_id":"4f7f0ec6-4d67-4591-8fe4-2685147d90c5","resolution":{"observed_at":"2026-08-11T23:18:23.231814Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2021.72846","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.536361Z","title":"Simulating the cortical microcir- cuit significantly faster than real time on the ibm inc- 3000 neural supercomputer,","venue":null,"work_id":"108707bd-47cc-4d9c-a51a-e28333f398a8","year":2022},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.237776Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:9c266225a3a1ccba7181299f877ab29c543cb9acea3778b8b31feae566030334","observation_id":"b9e2f2c0-553e-459b-86b1-843fbd79b757","resolution":{"observed_at":"2026-08-11T23:18:23.543455Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.242926Z","title":"Real-time cortical simulation on neu- romorphic hardware,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.242926Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:c5866937eafcb3307291afda2b27f0b83c3d88595c1f5c180cfcf17444e8f4e9","observation_id":"ebad5d90-9d7d-4276-ae01-a6fbf44522d1","resolution":{"observed_at":"2026-08-11T23:18:23.242926Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.249101Z","title":"Benchmarking neuromorphic hard- ware and its energy expenditure,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.249101Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:7d82d1255ee87e56d2f9bf7543c4403a672a0e3c556c8cfc60b8a42131e3ba88","observation_id":"9b4869dc-3c99-4320-97c9-aafaf4d040d5","resolution":{"observed_at":"2026-08-11T23:18:23.249101Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.254493Z","title":"The BrainScaleS-2 accelerated neu- romorphic system with hybrid plasticity,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.254493Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:71203d6911ee88530f858240c8c84a08a69ececaad307b2ba608d4fa96a963c3","observation_id":"c94c6b30-c61b-489e-8fde-a4f06d75eb89","resolution":{"observed_at":"2026-08-11T23:18:23.254493Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:18:23.167836Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware","version":1},"reference_index":2018,"source":"pdf_text","source_observed_at":"2026-08-11T23:18:23.167836Z"},"links":{"citing_paper":"/paper/2412.02619"},"observation_digest":"sha256:05865be42a831c93f2f696cedecd06bc2efe7b572ca87608dc6b2874b7eaeefc","observation_id":"aeec45cd-6c9a-4510-8673-2965bb37ef42","resolution":{"observed_at":"2026-08-11T23:18:23.167836Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2412.02619","last_updated":"2024-12-03T17:46:43Z","latest_version":1,"primary_category":"cs.NE","snapshot_observed_at":"2026-08-19T07:19:06.806223Z","submitted_at":"2024-12-03T17:46:43Z","title":"Demonstrating the Advantages of Analog Wafer-Scale Neuromorphic Hardware"},"reference_resolution":{"displayed":22,"state_counts":{"malformed_identifier":2,"metadata_mismatch":2,"parse_uncertain":0,"unresolved":9,"verified_exact":3,"verified_fuzzy":6},"total_outbound_references":22},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"thesis":"As of 22 August 2026, this Paper Citation Record lists 22 of 22 outbound references and 0 inbound Pith citation observations for arXiv:2412.02619."}