{"as_of":"2026-08-16T10:10:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:7625e0f2ee76a548a27b2143ef1b685f0f9dbfff6f199e91601f4c614cc898e0","coverage":[{"denominator":32,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":32,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-11T14:06:47.640508Z","state":"measured"},{"denominator":33,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":33,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-16T09:03:43.346903Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-16T09:07:39.362114Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"cited_work":{"arxiv_id":"2412.12481","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2412.12481","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"if-zkp: Intel fpga-based acceleration of zero knowledge proofs","venue":null,"work_id":"053133eb-abae-411e-9380-a25862c3411a","year":2024},"citing_paper":{"arxiv_id":"2602.00667","last_updated":"2026-04-22T08:06:41Z","snapshot_observed_at":"2026-07-06T22:43:55.785732Z","submitted_at":"2026-01-31T11:31:00Z","title":"zkCraft: Prompt-Guided LLM as a Zero-Shot Mutation Pattern Oracle for TCCT-Powered ZK Fuzzing","version":4},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-05-16T09:03:43.346903Z"},"links":{"cited_paper":"/paper/2412.12481","citing_paper":"/paper/2602.00667"},"observation_digest":"sha256:663c04da9462100e904290d7b8cc093813fa4276d29b5f33d26978894bc8fb02","observation_id":"bf508163-59ae-4360-a7cd-93e4745d8b9f","resolution":{"observed_at":"2026-05-16T09:07:39.364344Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2412.12481/citation-record","integrity":"/paper/2412.12481/integrity","json":"/paper/2412.12481/citation-record.json","paper":"/paper/2412.12481"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:47.480062Z","title":"On the size of pairing-based non-interactive arguments,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.480062Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:e8c99c5cb6eeb8fa925d0b07bcb8e0dc1ca4ca48eba4cc083a1121d6ffbbdb61","observation_id":"cb9ebdc1-a40f-4166-8fa8-197f6adcd7d8","resolution":{"observed_at":"2026-08-11T14:06:47.480062Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:47.486197Z","title":"Plonk: Permutations over lagrange-bases for oecumenical noninteractive arguments of knowl- edge,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.486197Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:d6ea6e1c93db7adb424827a0a7918cd7d2949ee16af11b219c550991b3e1b91a","observation_id":"136754da-8e62-4f48-b5d8-ef7ac2233b13","resolution":{"observed_at":"2026-08-11T14:06:47.486197Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.615649Z","title":"Accessed: November 2022","venue":null,"work_id":"93bc0476-213b-45b4-aeef-41fd7609cab8","year":2022},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.492191Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:3c174de961703d238054d85b5daee08a6c92250326fda41bbb68efdc32baf9b3","observation_id":"27230a18-8efc-46ae-98e4-c162b4bbf86e","resolution":{"observed_at":"2026-08-11T14:06:48.620214Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.599364Z","title":"Accessed: May 2023","venue":null,"work_id":"1b4db90f-5177-459c-b64d-e7b878fdb785","year":2023},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.498396Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:87075ece53465a332b2719dfa1163351b4d1c8c3225e88adb9748f375a59036e","observation_id":"5790bf9f-cfdb-46d1-9797-e9e59ff20a22","resolution":{"observed_at":"2026-08-11T14:06:48.604495Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.582213Z","title":"Doubly- efficient zksnarks without trusted setup,","venue":null,"work_id":"4ce17f31-ff99-4bbd-9c82-067b11dae974","year":2018},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.504047Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:d1f6c5f73e8e9143cc70751783ee55320ff5fa4c33b7e51075729042e41b754f","observation_id":"a97b2b1f-916d-4a11-9d05-6c00480fe05f","resolution":{"observed_at":"2026-08-11T14:06:48.587441Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.564739Z","title":"Sonic: Zero- knowledge snarks from linear-size universal and updatable structured reference strings,","venue":null,"work_id":"6bfa2dca-2bde-49c6-a317-84d973845c45","year":2019},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.509380Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:16f46edd46d32e16de1e38d7c6e8074c05400f925600ba4fc5e2b85b55877b5b","observation_id":"abf54038-98ca-4d5b-a807-b6a95987481f","resolution":{"observed_at":"2026-08-11T14:06:48.570175Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.547365Z","title":"Constructing elliptic curves with prescribed embedding degrees,","venue":null,"work_id":"4369936d-5322-48bb-96a4-c1edbb0c6677","year":2002},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.515158Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:92971cb83c077fda08883af45d41bc7c47b4c0fad20ae3a25d9cb2bd622cbb5c","observation_id":"31cb6492-5d74-4243-b690-ec3fe0a67dfa","resolution":{"observed_at":"2026-08-11T14:06:48.553308Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.530202Z","title":"Pairing-friendly elliptic curves of prime order,","venue":null,"work_id":"f9c97ca6-b50f-465b-b7f8-778343524eca","year":2005},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.520672Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:ef12d0e5ba073b10e0f57f7e7da78e89cb80c1baf7145980516f85d6af73d73c","observation_id":"40ba5982-1a66-4c14-8c6f-d5019ad524b1","resolution":{"observed_at":"2026-08-11T14:06:48.536043Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.513363Z","title":"Faster addition and doubling on elliptic curves,","venue":null,"work_id":"5b1365e7-82d0-49b8-83b3-62bcbb18e42d","year":2007},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.525999Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:1a48d601a0a6ee204ce008f0191027bbf39559f120801c4e2909ef1019c09c1a","observation_id":"8a4b39af-efda-4fc1-947a-c60fed4c920c","resolution":{"observed_at":"2026-08-11T14:06:48.518827Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.495231Z","title":"Twisted edwards curves,","venue":null,"work_id":"e5367cde-86a4-4d40-8655-bc95632cff81","year":2008},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.531040Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:2b4a9f798988f91f3169504cdc886e98c788764871a1f1272ad57a839ea43a34","observation_id":"a5230aa3-3078-4949-ae3f-7701a3d151db","resolution":{"observed_at":"2026-08-11T14:06:48.501294Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.476237Z","title":"PipeZK: Accelerating Zero-Knowledge Proof with a Pipelined Architecture,","venue":null,"work_id":"a8cdeef3-163d-4f3c-b04a-755eea583902","year":2021},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.535988Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:2a4cc7587f1c7b25747f2b284dafc281920f9481f075e6658f4e3521edb3ca6c","observation_id":"0cc84e6f-9599-4b6d-821a-f39160b64b05","resolution":{"observed_at":"2026-08-11T14:06:48.482595Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.459190Z","title":"FPGA acceleration of multi-scalar multiplication: Cyclonemsm,","venue":null,"work_id":"2d564497-ab34-45df-bd0f-bacb892fe3f0","year":2022},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.541478Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:0a76e2e66c24d7b30dc67b1ef58b85923735d47064c85b0c7d6a67828a0fb650","observation_id":"5c5d182c-8a30-4de6-92d3-376290b3325a","resolution":{"observed_at":"2026-08-11T14:06:48.464657Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.441538Z","title":"CuZK: Accelerating Zero-Knowledge Proof with a Faster Parallel Multi-Scalar Multiplication Algorithm on GPUs,","venue":null,"work_id":"8daacdb2-7c8a-4227-951b-06811b4f10ad","year":2022},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.546896Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:137bfd4aab5024c43cd1d1590cd2d431d5984400d63b8bae29ca7de8b5321c5c","observation_id":"ec65bc63-e703-40f8-a7f1-9dfd4c114769","resolution":{"observed_at":"2026-08-11T14:06:48.447104Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.423332Z","title":"GZKP: A GPU Accelerated Zero-Knowledge Proof System,","venue":null,"work_id":"92eb1d49-571b-4f17-8e4c-f520da34344f","year":2023},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.552041Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:7c565abbebcfd2747d622b5b8e8344fbe9f09947d47870a4f7c264b16ee70654","observation_id":"2211491b-60a7-4108-8616-b9fdd2c4422b","resolution":{"observed_at":"2026-08-11T14:06:48.430251Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.403463Z","title":"Enabling zero knowledge proof by accelerating zk-SNARK kernels on GPU,","venue":null,"work_id":"d6877477-6601-4c33-bedd-86624eb0ba34","year":2023},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.557112Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:3002455cecbe943b9d6ebd5cf8cc1264628ed7868b3715358359e54855c338dd","observation_id":"12689e32-b29b-4f56-9617-98184a90583b","resolution":{"observed_at":"2026-08-11T14:06:48.410803Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.385387Z","title":"Accelerating zkSNARKs on modern architectures,","venue":null,"work_id":"37cddd02-98e0-49e3-85cd-4befba5318a1","year":2022},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.562112Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:15188fa5264bbb45042643c0b795e651b305145f9c97e14848c12eeb4bcdb8f5","observation_id":"fa9ea61e-3c9a-4055-98d9-772f957d64a1","resolution":{"observed_at":"2026-08-11T14:06:48.391252Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.368105Z","title":"Accelerating the Plonk zkSNARK Proving System using GPU Architectures,","venue":null,"work_id":"799ec79c-d17c-4a89-a5a1-52f7e5a9bcfb","year":2023},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.567040Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:8100264b82ee9a456eed23290370c5d3803f67dfdd2c8661a3c43320bfb4882f","observation_id":"aba2a902-ea63-4664-b2a0-3eae7e69ab13","resolution":{"observed_at":"2026-08-11T14:06:48.373833Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.349676Z","title":"libsnark: a c++ library for zksnark proofs,","venue":null,"work_id":"a030e69a-f441-44f4-a686-2c5f26d69464","year":2023},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.571912Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:db13d70540a7dc1c7e2c1b150357018ea47bd81d2c7ea6fc1a3b2038c8c2f314","observation_id":"45b34792-533d-4ca6-b011-079119ba7d3b","resolution":{"observed_at":"2026-08-11T14:06:48.356121Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.332639Z","title":"Pairing-friendly curves for the 128-bit security level,","venue":null,"work_id":"5c3465ec-b5f5-4dca-ba09-2ce8bf48d859","year":2019},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.576864Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:6b6e2df852cd2fe0312c6c4b2b715a6b71a4dcddf8351bba824a38d2f36bbd28","observation_id":"992b7d6f-3005-4a2a-ab62-8fadf572051a","resolution":{"observed_at":"2026-08-11T14:06:48.338500Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.314794Z","title":"Pairing-friendly elliptic curves of prime order,","venue":null,"work_id":"2896860f-10dd-4b81-bb63-96697b1d4775","year":2005},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.582337Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:1554ce752b0d0bce97b4e1a7227a90d7a10a157b3b29e0915971090ad8335338","observation_id":"13bd6c82-8a12-4575-b922-a8195d971f52","resolution":{"observed_at":"2026-08-11T14:06:48.320708Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.296538Z","title":"On the evaluation of powers and related problems,","venue":null,"work_id":"10a786f6-bcd0-4fbf-ae7a-e75f308e7060","year":1976},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.587389Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:7217fdda58302db782f3d37abed986ee32096b7b096bdb7dc8b1daec76f24dac","observation_id":"25c44455-da17-4c48-a3d2-8a386e8bc8ff","resolution":{"observed_at":"2026-08-11T14:06:48.302632Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.278794Z","title":"zk-snark library,","venue":null,"work_id":"b5739fa7-8ffd-4abc-9a5b-24f60183c07e","year":2024},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.591991Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:52eabe12099a47ca0d0ee6c5d3d4cacd082c134961efc21306b02df9f8cba647","observation_id":"d0e3c9db-be85-4041-94a5-a976afe96bb7","resolution":{"observed_at":"2026-08-11T14:06:48.284308Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.263230Z","title":null,"venue":null,"work_id":"a9229951-ffc2-42a9-b5ba-5b9d731f5f30","year":2007},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.596741Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:16fb716afbb7f128774e3c403901a26deeeda5a880e9fc5e80b4267100878c47","observation_id":"2a43b4d4-dd0f-4b4a-ae0a-bd6bdb114e64","resolution":{"observed_at":"2026-08-11T14:06:48.267952Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.244917Z","title":"Accessed: June 2023","venue":null,"work_id":"4eb8b0d8-ab31-42f6-b638-21e5c97f62d5","year":2024},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.601405Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:4697ffa20c45fa5025d3a6dfcd46125579870cfa91da08b05fd45debf64fe40f","observation_id":"41dd1d1b-40b1-4bfc-b89f-6290b8c7bdd4","resolution":{"observed_at":"2026-08-11T14:06:48.250219Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:47.605882Z","title":"High precision, high performance FPGA adders,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.605882Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:5bff265c862da11ecfabfdd95aa6daf11d3fcbe71570ab0643da2fc90930ccce","observation_id":"7c163b9d-2dfa-43d1-bd53-7610220584ea","resolution":{"observed_at":"2026-08-11T14:06:47.605882Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:47.610329Z","title":"Efficient FPGA modular multiplication implementation,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.610329Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:2180aa9f25b781396770e33533bf49c8a7cba41066118e097c0e14a6e39c2f80","observation_id":"3a01f9a5-cf7f-485b-8a1b-adea1e6fa4a7","resolution":{"observed_at":"2026-08-11T14:06:47.610329Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.226977Z","title":"Design and implementation of a low-latency modular multiplication algorithm,","venue":null,"work_id":"11e713c0-a464-4be1-acb7-885e340cb185","year":1902},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.614822Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:a814e297308f820b141b1e9da9ed84b59847e5cd0fd7e335f0ca91988752cca1","observation_id":"cf39b8f3-9609-4598-82a8-58d5585dbb47","resolution":{"observed_at":"2026-08-11T14:06:48.232596Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:47.619576Z","title":"CSAIL2019 crypto- puzzle solver architecture,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.619576Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:8baca33f54aa9159396beba8083d1bdbfafe9f7f03c6bdcbfd8da575b13e3873","observation_id":"ef83a1a4-3c59-443e-833d-b68f05330e0b","resolution":{"observed_at":"2026-08-11T14:06:47.619576Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.208109Z","title":"Low-Latency Modular Ex- ponentiation for FPGAs,","venue":null,"work_id":"3d5a8470-682a-4f61-a542-68ed7875ae7b","year":2022},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.624818Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:77eefe3da242de60bffabcccb325e28cb3a7aad15c5407c05f555f0ea32c32ac","observation_id":"d5548418-f308-441a-822f-742e548abea8","resolution":{"observed_at":"2026-08-11T14:06:48.214761Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.191187Z","title":"Meet the Powerful IA-840f: Enterprise-Class Intel Agilex Based FPGA Accelerator,","venue":null,"work_id":"64680e4a-d28a-49f1-844c-9ec110d09d79","year":2023},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.629802Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:9f74187ba5bc290b0ab2a1d7461d0e2d1ae8df89944febcb9300ab7ede462e43","observation_id":"382765f1-1e42-433e-94fc-c71d8f5b804d","resolution":{"observed_at":"2026-08-11T14:06:48.196295Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.173960Z","title":"Accessed: January 2023","venue":null,"work_id":"06db04bc-60e9-4f62-b24e-6bfbdec45327","year":2024},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.634541Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:b5e0625341fd4e0a60add1d286657e62b2869a252e2df3c127555ee906a876c5","observation_id":"cd5cb30e-686b-4524-b419-9ecbe92b2a1b","resolution":{"observed_at":"2026-08-11T14:06:48.178863Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T14:06:48.154011Z","title":"libsnark: a C++ library for zkSNARK proofs,","venue":null,"work_id":"bfea59e6-50d7-43a8-a1ae-0e6dbbf452f0","year":2023},"citing_paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-11T14:06:47.640508Z"},"links":{"citing_paper":"/paper/2412.12481"},"observation_digest":"sha256:8dc95f6abb8a4691323f22add4f726115495e8fba14024defbc1ebac7bd7d5f6","observation_id":"3cbb23ed-c66d-47fd-87cf-a79b99717382","resolution":{"observed_at":"2026-08-11T14:06:48.161794Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2412.12481","last_updated":"2024-12-17T02:35:32Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-16T01:41:12.246551Z","submitted_at":"2024-12-17T02:35:32Z","title":"if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs"},"reference_resolution":{"displayed":32,"state_counts":{"malformed_identifier":2,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":4,"verified_exact":0,"verified_fuzzy":26},"total_outbound_references":32},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 32 of 32 outbound references and 1 inbound Pith citation observation for arXiv:2412.12481."}