{"as_of":"2026-08-09T10:54:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:625c31a37bb79b84a1b4fd8874e59965f6484a4ae76e0ed94c85606212ddf4e1","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T11:35:24.030784Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-09T22:29:06.765074Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2412.15666","last_updated":"2024-12-20T08:30:40Z","snapshot_observed_at":"2026-07-06T20:10:41.978020Z","submitted_at":"2024-12-20T08:30:40Z","title":"A survey on FPGA-based accelerator for ML models","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.15666","snapshot_observed_at":"2026-08-07T11:35:24.030784Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.01869","last_updated":"2025-06-02T16:56:21Z","snapshot_observed_at":"2026-08-09T07:14:17.179699Z","submitted_at":"2025-06-02T16:56:21Z","title":"Frugal Machine Learning for Energy-efficient, and Resource-aware Artificial Intelligence","version":1},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-07T11:35:24.030784Z"},"links":{"cited_paper":"/paper/2412.15666","citing_paper":"/paper/2506.01869"},"observation_digest":"sha256:41a53d0c2038b3df3639bf1fb08eacc80daf5929121c10e3c246dee9d6d12706","observation_id":"bc16ad82-9219-4cd8-ac53-e783e63cdf9b","resolution":{"observed_at":"2026-08-07T11:35:24.030784Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.15666","last_updated":"2024-12-20T08:30:40Z","snapshot_observed_at":"2026-07-06T20:10:41.978020Z","submitted_at":"2024-12-20T08:30:40Z","title":"A survey on FPGA-based accelerator for ML models","version":1},"cited_work":{"arxiv_id":"2412.15666","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2412.15666","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A survey on fpga-based accelerator for ml models","venue":null,"work_id":"2d14dd28-9d63-4eb6-9d08-b0e0058ce9d8","year":2024},"citing_paper":{"arxiv_id":"2604.21290","last_updated":"2026-04-23T05:09:54Z","snapshot_observed_at":"2026-08-02T07:01:50.854913Z","submitted_at":"2026-04-23T05:09:54Z","title":"GraphLeap: Decoupling Graph Construction and Convolution for Vision GNN Acceleration on FPGA","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-05-09T22:27:03.473914Z"},"links":{"cited_paper":"/paper/2412.15666","citing_paper":"/paper/2604.21290"},"observation_digest":"sha256:6e7ba6fc0152fbb6998338c4e5b7c9d5dce8da63bb6b62e568c9329f47dbe89b","observation_id":"886f0f19-3049-4286-aeb6-6015cd9f5ecd","resolution":{"observed_at":"2026-05-09T22:29:06.766683Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2412.15666/citation-record","integrity":"/paper/2412.15666/integrity","json":"/paper/2412.15666/citation-record.json","paper":"/paper/2412.15666"},"outbound":[],"paper":{"arxiv_id":"2412.15666","last_updated":"2024-12-20T08:30:40Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T20:10:41.978020Z","submitted_at":"2024-12-20T08:30:40Z","title":"A survey on FPGA-based accelerator for ML models"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2412.15666."}