{"as_of":"2026-08-12T04:59:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:0a03e9d5f6ffa9d2380e2f527922bd6c4120225f1eadf0983ce0532205ad9af6","coverage":[{"denominator":234,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":100,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-11T00:48:35.809533Z","state":"measured"},{"denominator":100,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":100,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-11T06:34:44.6726+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2412.19275/citation-record","integrity":"/paper/2412.19275/integrity","json":"/paper/2412.19275/citation-record.json","paper":"/paper/2412.19275"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.620664Z","title":"Memory Scaling: A Systems Architecture Perspective,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.620664Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:2397367f00bfc2c670fe12660aca1c32ad37fc3ed7b101e385ac185a8aca49f8","observation_id":"c02e4476-7597-44ad-bc10-3fc46cd00032","resolution":{"observed_at":"2026-08-11T00:48:33.620664Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.707064Z","title":"Research Problems and Opportunities in Memory Systems,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.707064Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:5da82758052f47ce05c33e8e23f9aed908cabce86835bc1bfa1a88d495fa1dcf","observation_id":"4939a637-0249-473e-84cc-7c65729b7cf1","resolution":{"observed_at":"2026-08-11T00:48:33.707064Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.711478Z","title":"The Tail at Scale,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.711478Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:22eac149ba905b07514c28d26056b3b38c40497fd3587c25333e5745c60ce738","observation_id":"4c3dc5bf-c9c0-46fc-a3b4-d30c7eb25542","resolution":{"observed_at":"2026-08-11T00:48:33.711478Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.716003Z","title":"Profiling a Warehouse-Scale Computer,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.716003Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:c41aac00a0becf41c099b78aa22c5ce96262f6aff4d1912dfd4783c61c28df36","observation_id":"04a11956-c5e4-4b10-a50b-5fae65351028","resolution":{"observed_at":"2026-08-11T00:48:33.716003Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.720210Z","title":"Clearing the Clouds: A Study of Emerging Scale-Out Workloads on Modern Hardware,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.720210Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:e633f9e67d29b62313c5229d9a24b3c4251add363ea8163330c4db34810ec7dd","observation_id":"a33012bb-1ed7-4a8b-81ed-58748bf50b30","resolution":{"observed_at":"2026-08-11T00:48:33.720210Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.724124Z","title":"BigDataBench: A Big Data Benchmark Suite from Internet Services,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.724124Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:f0d0dd56796511481dfb143cf116fe3f23f08b84dffeef800a89136d74288ad7","observation_id":"77dcab9d-d206-45e9-8b56-2437d2a9c3d7","resolution":{"observed_at":"2026-08-11T00:48:33.724124Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.728911Z","title":"Enabling Practical Processing in and near Memory for Data-Intensive Computing,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.728911Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:6777405f676d82eb55b0d37f46d3f12cb008252afe0c16f0fecb1474704c5387","observation_id":"ac761369-573d-4c28-92ae-a5772b128d3a","resolution":{"observed_at":"2026-08-11T00:48:33.728911Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.732935Z","title":"Process- ing Data Where It Makes Sense: Enabling In-Memory Computation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.732935Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:d6ad5c09001f00d06f769ee769b9d0c7421aaeda6f59701b1523b654d00b0614","observation_id":"4ccef495-1406-468d-b8a7-f00f80e6c6ee","resolution":{"observed_at":"2026-08-11T00:48:33.732935Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.736632Z","title":"Intelligent Architectures for Intelligent Machines,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.736632Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:c971dee40d12ddb53eecc542454574ade0aeacdbfa3b5cae71be85b682a96466","observation_id":"71587b85-0117-4350-b146-ed176806f177","resolution":{"observed_at":"2026-08-11T00:48:33.736632Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.740986Z","title":"Processing-in-Memory: A Workload-Driven Perspective,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.740986Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:0e669c373922638259edb2b8b9c49aa1cd756f48f3150e1308757c0a8bd23823","observation_id":"b816a382-dcb0-416a-b0ff-bae4f6d8c924","resolution":{"observed_at":"2026-08-11T00:48:33.740986Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.744666Z","title":"A Modern Primer on Processing in Memory,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.744666Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:0d8bfc4e3567ab827cb97032289081d4f2a6495e517f708af3ea025b54ebfcbf","observation_id":"b866925f-629f-45e4-841a-a04fecc934d3","resolution":{"observed_at":"2026-08-11T00:48:33.744666Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.747998Z","title":"DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.747998Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:3eb045f683a707420a4de5e3420f4fa839d8bce00dfe28bcd2acba6ec0ba40b4","observation_id":"4a7dd87c-2dfb-4738-be87-ad1f90dff9e8","resolution":{"observed_at":"2026-08-11T00:48:33.747998Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.751129Z","title":"Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.751129Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:66b2f0e306b0e71513116801badf50d6b3f589478f8cab997da0a3aa0230d3db","observation_id":"d7444f01-8147-475f-874f-68136e17cff2","resolution":{"observed_at":"2026-08-11T00:48:33.751129Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.754329Z","title":"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.754329Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:db2367bacd5ef1af047535bded63caa3d9542cf99f00330fa718436d29db7757","observation_id":"d71cab3e-e3c6-4f48-bd49-36e23627a9c2","resolution":{"observed_at":"2026-08-11T00:48:33.754329Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.757815Z","title":"Reducing Data Movement Energy via Online Data Clustering and Encoding,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.757815Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:77e3d4c87338f08eeb95074e58635d6919933ef98f7ac252ac626fcf641425b1","observation_id":"72bd9928-8548-4ce6-8a8e-6e95f966c883","resolution":{"observed_at":"2026-08-11T00:48:33.757815Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.761364Z","title":"Quantifying the Energy Cost of Data Movement for Emerging Smart Phone Workloads on Mobile Platforms,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.761364Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:5f6c2be10b07b210696843ca4710b68179db0e96e24596143e3d307c077992ce","observation_id":"e853b8bd-50cd-4047-960a-69c5539743c3","resolution":{"observed_at":"2026-08-11T00:48:33.761364Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.764629Z","title":"EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.764629Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:6b1868200abf85c396f81dd6939cfaf6ae88ed035b195a703c7622c528c6dd5c","observation_id":"fe387377-0fa7-4fb8-a7ff-b8d9f8282516","resolution":{"observed_at":"2026-08-11T00:48:33.764629Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.768425Z","title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.768425Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:d3f898f8451b6a35145cbe326facb342f11d4ef24f84f92d001cca87c53b5ee5","observation_id":"90468825-18bb-4efe-8aac-3160ac86c4e1","resolution":{"observed_at":"2026-08-11T00:48:33.768425Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.771928Z","title":"Reflections on the Memory Wall,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.771928Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:56a945e83ce24178603d6a1015afe7198333c87cc16c3d9c98aa81230d092117","observation_id":"8f5588a2-60ad-4f8c-9f5f-e9915263c02f","resolution":{"observed_at":"2026-08-11T00:48:33.771928Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.891756Z","title":"The Memory Gap and the Future of High Performance Memories,","venue":null,"work_id":null,"year":2001},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.891756Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:402302bbcea737faea5b0db397070490ba06bbed44aab14c09a96a91d36e2d48","observation_id":"e3578484-0fad-46bc-9292-727d9f94a275","resolution":{"observed_at":"2026-08-11T00:48:33.891756Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.895404Z","title":"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.895404Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:2fbeb159d45cb74407640777792f409204b1f636a59e69c590ea263c84c43c45","observation_id":"502a2898-5379-45ff-8cbe-dd4a020c1b98","resolution":{"observed_at":"2026-08-11T00:48:33.895404Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.899226Z","title":"Hitting the Memory Wall: Implications of the Obvious,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.899226Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:52fa3368cac91bbe008e561eb48634af1bc051ec2deb0b75eb7a92072aa27243","observation_id":"2722b6e1-cbe0-496e-894c-4b91cd76cb6c","resolution":{"observed_at":"2026-08-11T00:48:33.899226Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.903625Z","title":"Demystifying Complex Workload–DRAM Interactions: An Experimental Study,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.903625Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:7553a81b4289e5248bdf99df65c6d335dc2bd14fe6d36571d2ff9b8d3db3c53c","observation_id":"30158d70-bd9f-4cc1-ba70-52a3c65c63ae","resolution":{"observed_at":"2026-08-11T00:48:33.903625Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:33.907010Z","title":"A Scalable Processing- in-Memory Accelerator for Parallel Graph Processing,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:33.907010Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:4b22c100c3b4a3dc45bc05eb61cc74d0195ca179869f21c1b7c4b6f09842a993","observation_id":"5d8ff410-ecb7-40f8-b5fc-596526af8cfb","resolution":{"observed_at":"2026-08-11T00:48:33.907010Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.043475Z","title":"PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.043475Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:51c757eb2402491a50790c56d59aac5464c4dc368b7fc7be335cf1f358ce5d9f","observation_id":"49206e00-d364-4500-a2a8-7ab4e2d0184b","resolution":{"observed_at":"2026-08-11T00:48:34.043475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.048068Z","title":"Transparent Offloading and Mapping (TOM) Enabling Programmer-Transparent Near-Data Processing in GPU Systems,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.048068Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:8813c544ed203cab8d5a717628a8f593614dd0284a48928b6a472bc4eb17bf5d","observation_id":"369126eb-8f41-4d05-b804-2d48176e6a94","resolution":{"observed_at":"2026-08-11T00:48:34.048068Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.051802Z","title":"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.051802Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:9b4203c01a4c13539305674eb2bc771fe609227060bbaafcae8a41e3ef5d8b83","observation_id":"3e97ae31-9e8a-4271-bdac-71d019535450","resolution":{"observed_at":"2026-08-11T00:48:34.051802Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.056228Z","title":"It’s the Memory, Stupid!","venue":null,"work_id":null,"year":1996},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.056228Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:47d6374af274a040eb95f853c5f9c0ee30eb01f102df6df3cbc0f96eee9582d4","observation_id":"78f25f5f-3a41-4f41-bc4c-6c17fc38b613","resolution":{"observed_at":"2026-08-11T00:48:34.056228Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.060423Z","title":"Language Models are Few-Shot Learners,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.060423Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:5e01bdc78c081eb753f0302113af0f8ba086eeec14461d391ae15cf7c4d9c147","observation_id":"295f4426-bdd0-4cb9-affc-239ebf07f565","resolution":{"observed_at":"2026-08-11T00:48:34.060423Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.064057Z","title":"BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.064057Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:f959a8cfdaf540aefcbd469acd87a800e3d570882f99b281971f3210671feb2f","observation_id":"3c5317fa-fdb3-4cb2-9f63-1983bc1d9830","resolution":{"observed_at":"2026-08-11T00:48:34.064057Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.067769Z","title":"Accelerating Neural Network Inference with Processing-in-DRAM: From the Edge to the Cloud,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.067769Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:e257af6db74bbd86c12973e526258f73b0be3fdfcb497506442c66a680911cad","observation_id":"5fcdf638-300e-4457-b69f-78b84bdae7fc","resolution":{"observed_at":"2026-08-11T00:48:34.067769Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.070796Z","title":"NEUPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.070796Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:b835f1b196bfe4855ba2506a94d6e9b3586370b96522609871ff335a7578e29c","observation_id":"f37fc6fe-7f5e-4786-ba4a-609b6abc1ff8","resolution":{"observed_at":"2026-08-11T00:48:34.070796Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.074354Z","title":"TransPIM: A Memory-Based Acceleration via Software-Hardware Co-Design for Transformer,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.074354Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:5dc7b4dcb9870d4f0344022b394306de4d673f5a57bfdff2dfd793c72be4719f","observation_id":"1f1632e0-266f-482e-b93f-d888bd6eb268","resolution":{"observed_at":"2026-08-11T00:48:34.074354Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.078688Z","title":"AttAcc! Unleashing the Power of PIM for Batched Transformer- based Generative Model Inference,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.078688Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:556b0e5cd3604deef2359c079c9070bcc9e0ebe1a9376789321fb9aeb9f13705","observation_id":"0657ad76-e500-4016-b39d-d55276f1fa67","resolution":{"observed_at":"2026-08-11T00:48:34.078688Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.082335Z","title":"IANUS: Integrated Accelerator based on NPU-PIM Unified Memory System,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.082335Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:a4ec5a3a288bacc9914a795a81349832e83dce1cf6ce946191a19d442292044b","observation_id":"2bdf0b9c-a721-4114-bd6f-2a674e5763b9","resolution":{"observed_at":"2026-08-11T00:48:34.082335Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.085866Z","title":"PIM-Opt: Demystifying Distributed Optimization Algorithms on a Real-World Processing-In-Memory System,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.085866Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:7255b3e4e575d81aeb108ad3277d42a2bc3a844945795001ef57706d185ee1f7","observation_id":"90b4d0a8-cc1c-4873-8e56-943b66716c25","resolution":{"observed_at":"2026-08-11T00:48:34.085866Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.089581Z","title":"Duplex: A Device for Large Language Models with Mixture of Experts, Grouped Query Attention, and Continuous Batching,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.089581Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:fd3ae7d1e8b4ff40b4c8cc93931b1fee30d6e748f80b59385d75f523396fd0ca","observation_id":"8a0d63d6-7004-4107-99db-083c588470e2","resolution":{"observed_at":"2026-08-11T00:48:34.089581Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.164647Z","title":"Smart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real System,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.164647Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:4c01f207eb1c2bc0919bfd3fbb17fdc76e356b11c3880836f4255772f9701fd0","observation_id":"690dc65d-edd9-404f-b795-eb097d6a0eaf","resolution":{"observed_at":"2026-08-11T00:48:34.164647Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.230406Z","title":"Accelerating Genome Analysis: A Primer on an Ongoing Journey,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.230406Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:bf678d8eef7110247f1072ec7f74733b6d35fe3f654e00f2438eac5000f55145","observation_id":"3667087e-2394-448d-882a-ecb1e01cdab8","resolution":{"observed_at":"2026-08-11T00:48:34.230406Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.274372Z","title":"FPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applications,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.274372Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:75a2728c35582203815ad7f45ba0d7387d85deb2a5333e56b3333737f645db21","observation_id":"1ea3f179-0eb6-446f-9789-fd5260d3863e","resolution":{"observed_at":"2026-08-11T00:48:34.274372Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.277352Z","title":"From Molecules to Genomic Varia- tions: Accelerating Genome Analysis via Intelligent Algorithms and Architectures,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.277352Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:d62d483ac99944430d3ea1e05f08688aedf4cc7855f5bf3a4ec1641b6bc520b2","observation_id":"e72aada0-418a-463f-a78b-93fd0b5992d5","resolution":{"observed_at":"2026-08-11T00:48:34.277352Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.282012Z","title":"GRIM-Filter: Fast Seed Loca- tion Filtering in DNA Read Mapping Using Processing-in-Memory Technologies,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.282012Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:259ff4ee3b1a67d2be5eacafbd9ea0c862dd4af32913d6d824a91141bc306a0b","observation_id":"cb140b4b-de65-48fc-bd14-0b32f92fdf8c","resolution":{"observed_at":"2026-08-11T00:48:34.282012Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.285599Z","title":"GenStore: A High- Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.285599Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:6f3fabda3dec8009abdbc5b4237322ac22f49ca355758601cab01317870c1aeb","observation_id":"103d1378-52e5-4e2c-be6e-a4078a8a94ab","resolution":{"observed_at":"2026-08-11T00:48:34.285599Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.289283Z","title":"MegIS: High-Performance, Energy-Efficient, and Low-Cost Metagenomic Anal- ysis with In-Storage Processing,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.289283Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:ee612bd6aca6aec5b5c33594152c5a7ee923a043843a07c32e0f2e3d1a49da09","observation_id":"940f3e79-c6d7-4165-8ce7-61b07466e421","resolution":{"observed_at":"2026-08-11T00:48:34.289283Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.292334Z","title":"GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.292334Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:95447a8d0d6c8646592d8fc04b908323bcb56e4f37b4b1b12b89661267266a0f","observation_id":"5fe2bf8c-2d3a-4b0d-8003-351c43fc47ec","resolution":{"observed_at":"2026-08-11T00:48:34.292334Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.295981Z","title":"SeGraM: A Universal Hardware Accelerator for Genomic Sequence-to-Graph and Sequence-to-Sequence Mapping,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.295981Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:b9e921cfb81d9a833e59921d518acca772bcfd3f1dfcab227c26368acce629b3","observation_id":"adb36180-2bc1-49f6-808d-e86b67d46e4e","resolution":{"observed_at":"2026-08-11T00:48:34.295981Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.299856Z","title":"Nanopore Sequencing Technology and Tools for Genome Assembly: Computational Analysis of the Current State, Bottlenecks and Future Directions,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.299856Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:28825e1c314c944403b969bf82adf870d618cf588a53871249bf706010c5b93a","observation_id":"838f501a-98c0-41f2-8d30-ccb640c43838","resolution":{"observed_at":"2026-08-11T00:48:34.299856Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.303139Z","title":"NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.303139Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:70da86ef23ec6fb829e192288beff7554e696794ace0fcee7e8a396187b61a56","observation_id":"1734df64-a4cb-4d18-868b-f2575added8e","resolution":{"observed_at":"2026-08-11T00:48:34.303139Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.306327Z","title":"JAFAR: Near-Data Processing for Databases,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.306327Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:31584a9b735b3996f54d535d7a89acb978d5bd3d37341a429cbd6ab3e93f8ca0","observation_id":"791d1e0c-97aa-4608-bcda-53f252e37e9e","resolution":{"observed_at":"2026-08-11T00:48:34.306327Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.358695Z","title":"The True Processing in Memory Accelerator,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.358695Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:dfffd46e0d06220c165e6ed04ecfa4f157dc9924c7359e0abd78c88c0eb41cff","observation_id":"d6907c6e-3c0f-40a0-be0b-fc5b824ddb53","resolution":{"observed_at":"2026-08-11T00:48:34.358695Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.414355Z","title":"Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.414355Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:127d9b25dae918a20d451f53bcc9d5afe6f2cbfe2000ae091c4b149738c5c4e8","observation_id":"5f07449e-d5c0-4534-9ff7-13f1c8d78f6e","resolution":{"observed_at":"2026-08-11T00:48:34.414355Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.485300Z","title":"Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.485300Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:a0513bf17a97c483ed92d3026ee5ec350f6f74f62fb213ddc03cc63c4f144ec4","observation_id":"bf9ded4e-5a68-4a26-b357-300aafd1ef58","resolution":{"observed_at":"2026-08-11T00:48:34.485300Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.601726Z","title":"SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.601726Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:899442841c1240ce4c6fdba9e4ca0a8475264aba5c01bdef95b2eca0ec4451e7","observation_id":"77af3cff-3c70-4795-9b5a-e0e90393d760","resolution":{"observed_at":"2026-08-11T00:48:34.601726Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.707986Z","title":"NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.707986Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:07656e97f1938d120161a364931e33c132480df81f93ebfe45eee256676b681d","observation_id":"5fa605b2-25b3-434f-a47d-c8f5d06187db","resolution":{"observed_at":"2026-08-11T00:48:34.707986Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.711852Z","title":"A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6- Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.711852Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:404ab398d900a4e50b0916c4a3c366c525f64324deca539b975a0b35fa07da5f","observation_id":"eb6b223f-66bf-4d13-b071-f37dd7d04fcf","resolution":{"observed_at":"2026-08-11T00:48:34.711852Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.715362Z","title":"Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.715362Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:6ecc54c919bc9cbca11d6fdbbeaed309a3d6ed2965750de7a8250e1a2eb630a9","observation_id":"aacf8258-af96-4483-86e3-25558a1195f3","resolution":{"observed_at":"2026-08-11T00:48:34.715362Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.718526Z","title":"SparseP: Towards Efficient Sparse Matrix Vector Multipli- cation on Real Processing-in-Memory Architectures,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.718526Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:f868c7b76aac6a92655ec1233ac788092532a322e321fdc5cc2a3069589548bd","observation_id":"aaa3ebf2-c3b8-4fce-8e53-22d088bac9c9","resolution":{"observed_at":"2026-08-11T00:48:34.718526Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.722193Z","title":"McDRAM: Low Latency and Energy-Efficient Matrix Computations in DRAM,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.722193Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:5efac52c60518316cd6812d0f9676646faa0c81cd8d76e2f95d62f0083cbfe1c","observation_id":"536734c5-5731-41f2-846d-b17cd53320fa","resolution":{"observed_at":"2026-08-11T00:48:34.722193Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.726180Z","title":"McDRAM v2: In-Dynamic Random Access Memory Systolic Array Accelerator to Address the Large Model Problem in Deep Neural Networks on the Edge,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.726180Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:69f579c7b37d2e4b39e2c9696389f3221a301161e1f64248f8c8587c5eee699b","observation_id":"441fbb3a-afff-4b27-bf9e-060a164fe301","resolution":{"observed_at":"2026-08-11T00:48:34.726180Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.730179Z","title":"Casper: Accelerating Stencil Computation using Near-Cache Processing,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.730179Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:7dbf669bb4893ff6945eac838c57cc94961232aa12acf1144c7acb3351e62deb","observation_id":"df0ee93a-a1a5-4e66-bc01-641300a909bc","resolution":{"observed_at":"2026-08-11T00:48:34.730179Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.733209Z","title":"Chameleon: Versatile and Practical Near-DRAM Acceleration Archi- tecture for Large Memory Systems,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.733209Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:3ea59dc76d79cee6ad8e0d05f6d906da3fab6f27ddc8268824abf16a1ad38561","observation_id":"e510cc05-32fa-4bbc-99c6-596ac158077e","resolution":{"observed_at":"2026-08-11T00:48:34.733209Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.737279Z","title":"A Case for Intelligent RAM,","venue":null,"work_id":null,"year":1997},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.737279Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:1d87201fa3b957913e5b17dbeba03376f80385f01c7c89c848bf3dc83ba7665e","observation_id":"e18ca16a-d011-4e82-b787-a936a39aa93d","resolution":{"observed_at":"2026-08-11T00:48:34.737279Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.741163Z","title":"Computational RAM: Implementing Processors in Memory,","venue":null,"work_id":null,"year":1999},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.741163Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:2275141ff994a8a07088d6b0535ec57b18bc7304b778f7c9ceb83b606dc3ba2a","observation_id":"ce5318a7-8223-49a5-aa66-2611d0c5e56a","resolution":{"observed_at":"2026-08-11T00:48:34.741163Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.749638Z","title":"Saving Memory Movements Through Vector Processing in the DRAM,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.749638Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:dac27eb59df00bf4961c56753f31a1768d162780c866c818c634036d86987587","observation_id":"cd007a1e-92a9-44f5-97dc-67f4b2264456","resolution":{"observed_at":"2026-08-11T00:48:34.749638Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.760604Z","title":"Beyond the Wall: Near-Data Processing for Databases,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.760604Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:f163aa21b847575c3594a0b1d8b9ce9de5089248fa0fdf8845cde349f6e6a40b","observation_id":"1fbdc2d1-b132-4dae-a304-7315a53e9d56","resolution":{"observed_at":"2026-08-11T00:48:34.760604Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.766848Z","title":"ABC-DIMM: Alleviating the Bottleneck of Communication in DIMM-Based Near-Memory Processing with Inter-DIMM Broadcast,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.766848Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:7e5e06357ee74372f3dc5ba744c4ef04769217a4923fd0f6f33d8aaf8d7efe71","observation_id":"a4787521-ad77-44ed-bf52-a3a3526df258","resolution":{"observed_at":"2026-08-11T00:48:34.766848Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.770850Z","title":"GraphSSD: Graph Semantics Aware SSD,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.770850Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:a4533f46a53adb76296b33b9c0741dde8480dadf7a33303d181a4688c80e83fb","observation_id":"896c1011-9da4-4ada-a9a8-417703ffc0f7","resolution":{"observed_at":"2026-08-11T00:48:34.770850Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.774237Z","title":"Processing in Memory: The Terasys Massively Parallel PIM Array,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.774237Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:21b6ef0125cc4eae0d1ae258aa9915fa639f1a29379f16afd493952fb89f72cc","observation_id":"be898348-d20c-4b97-8b3e-4273e3d53239","resolution":{"observed_at":"2026-08-11T00:48:34.774237Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.778187Z","title":"Mapping Irregular Applications to DIV A, a PIM-Based Data-Intensive Architecture,","venue":null,"work_id":null,"year":1999},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.778187Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:64540d9712e56bfdf313c1a5da9cee2008577d9ad42b23264606fcb6ec17c940","observation_id":"9e36fc59-66c0-4ba9-93e9-0b72e84ea258","resolution":{"observed_at":"2026-08-11T00:48:34.778187Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.781405Z","title":"Opportunities and Challenges of Performing Vector Operations Inside the DRAM,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.781405Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:da47a6ad49a6aace03a62a0944a4703a21fa1a2852b4e25ddfd507299f627aa0","observation_id":"cb8fce2a-7c5c-42aa-8a37-c788170ff753","resolution":{"observed_at":"2026-08-11T00:48:34.781405Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.784416Z","title":"Livia: Data-Centric Computing Throughout the Memory Hierarchy,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.784416Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:a6bc1ef3d35bc614955beaed0210fb96d2d209bf8e8db270cd23f58547b3b287","observation_id":"804995ea-bcfc-4f7c-988b-4add8f9021ad","resolution":{"observed_at":"2026-08-11T00:48:34.784416Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.802041Z","title":"GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.802041Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:27ce4855cbdd365cc3ad7f3d99a318501b5ecabadfc59147af460e2eebb506c0","observation_id":"10524414-f5c0-4c24-b576-692d9eec7e32","resolution":{"observed_at":"2026-08-11T00:48:34.802041Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:34.916507Z","title":"LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:34.916507Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:58f3f9c6554105b7f1efea339a4d0a12b35668f27cf0515c35cec92ddf020974","observation_id":"74e42ab8-4fd2-4f07-95c6-8aefd599099e","resolution":{"observed_at":"2026-08-11T00:48:34.916507Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.007969Z","title":"TOP-PIM: Throughput-Oriented Programmable Processing in Memory,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.007969Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:fcf20681be3a8608ce1a702932c950c096f0ad206af320ba814f8af5e7736eab","observation_id":"8f5a6017-2d60-4a61-8737-14baa1b5f48f","resolution":{"observed_at":"2026-08-11T00:48:35.007969Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.112696Z","title":"HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.112696Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:8163a6a721689ac62182c1d189ef78863f695b9974e4cc03dd1fbb18d4eeb572","observation_id":"b915feb0-a5fe-46dd-9dfe-5dd7efc05b02","resolution":{"observed_at":"2026-08-11T00:48:35.112696Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.116366Z","title":"The Mondrian Data Engine,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.116366Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:d1ad620703faf70bc22b0748698a9ddfa1a6b3517e0ae3e60ec2cb0067183c09","observation_id":"3ca8312f-d322-4dff-8217-ada4495d7e9f","resolution":{"observed_at":"2026-08-11T00:48:35.116366Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.119204Z","title":"Operand Size Reconfiguration for Big Data Processing in Memory,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.119204Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:7f5eec7aba426926ac2d5dcba8b3f72f82ffd6d67a08a51264a945a3b3097b7d","observation_id":"bb60f2d0-05c7-43ae-9b3c-a2556b80c229","resolution":{"observed_at":"2026-08-11T00:48:35.119204Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.122813Z","title":"NIM: An HMC-Based Machine for Neuron Computation,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.122813Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:faae88db1edaedb0c2536d787d308d4622ee8acae84bf2013d09d921e75290c6","observation_id":"73fe5882-cd54-4f32-a9e7-1dfaf1896338","resolution":{"observed_at":"2026-08-11T00:48:35.122813Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.125570Z","title":"TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.125570Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:75a4b3deb4bc5ef9ba83dbeac2ab39c74762f512016e10563c3aa270952b6132","observation_id":"e6709eaf-a851-414d-aba8-5185a16094af","resolution":{"observed_at":"2026-08-11T00:48:35.125570Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.128892Z","title":"Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.128892Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:bbfbe7b7317c3715648d3e9db8f6ce743b13251d8ef6109fe8c07c4a8d646bcc","observation_id":"53cc7462-cd5a-45f9-b815-f4d7a279c7d7","resolution":{"observed_at":"2026-08-11T00:48:35.128892Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.132073Z","title":"Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.132073Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:53415e2f409b75dbb7f8f5c3b619dbd0ab1f7ce189d7f398a6184a35d8861710","observation_id":"4a0ed854-11af-4bf6-bad3-0e3d34832fc0","resolution":{"observed_at":"2026-08-11T00:48:35.132073Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.136296Z","title":"CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.136296Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:104f8e8de3636c65c2cb170095e243100c398b77525b294c85f2cd5ac41460d8","observation_id":"58cb56ec-2d30-4e4a-950c-64353cbc23ca","resolution":{"observed_at":"2026-08-11T00:48:35.136296Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.140849Z","title":"NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.140849Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:1ebad7831465946a64cf031db36672fb8d52869d86b3868842cba48aeadb8bdc","observation_id":"429f1cb6-c463-4ad8-ba39-524e99f115f9","resolution":{"observed_at":"2026-08-11T00:48:35.140849Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.144378Z","title":"Scheduling Techniques for GPU Architectures with Processing-in-Memory Capabilities,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.144378Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:ba39d9b66bd7d4c2bdf89d20745bb7e0f128178abd4c30153fb5563da909c316","observation_id":"c0a5a81b-d967-4f8c-a2b7-abf00ddc8998","resolution":{"observed_at":"2026-08-11T00:48:35.144378Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.168382Z","title":"Data Reorganization in Memory Using 3D-Stacked DRAM,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.168382Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:75c3682109500dde7c0e990b7bbca4e5a3ea9b0fb4fa1fc852071e682e212646","observation_id":"541945f1-68a0-4e59-a61d-4cb8f00ca076","resolution":{"observed_at":"2026-08-11T00:48:35.168382Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.283370Z","title":"Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.283370Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:319683a73d1e7ebcd08148924ee3106ce76be6b285e9b07552985232b3cf63e4","observation_id":"db1f8e06-851c-4a59-b390-c25c83ab68d4","resolution":{"observed_at":"2026-08-11T00:48:35.283370Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.407855Z","title":"BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.407855Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:9dcb9858ae1bc67171319df849f9866fd1724ed9dadeb14b1210cf817a1231fe","observation_id":"cd190b60-cf5f-4bbe-aa6c-7a3db526a7d3","resolution":{"observed_at":"2026-08-11T00:48:35.407855Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.411448Z","title":"Polynesia: Enabling High-Performance and Energy-Efficient Hybrid Transaction- al/Analytical Databases with Hardware/Software Co-Design,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.411448Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:aa1aa4b347a81b3191fdc60b71b5713f7a1011016a92b361d5dd8cfa11a8442b","observation_id":"9c3bc222-64e8-4328-a032-170835d9fdc5","resolution":{"observed_at":"2026-08-11T00:48:35.411448Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.414942Z","title":"Practical Mechanisms for Reducing Processor-Memory Data Movement in Modern Workloads,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.414942Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:e383077f89ac3310cf2c3387870ce9cb47a17f484b09bcdbb781d2ca433a5b24","observation_id":"486fc54a-ff2d-4d66-8eb6-2bc4117e44fc","resolution":{"observed_at":"2026-08-11T00:48:35.414942Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.418910Z","title":"SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.418910Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:3e94a0f53737d2ac53374fce54208ec63542943b65cfd8b9c1f47f6bf4d585d6","observation_id":"d611bc28-cca0-4c63-9b5a-1424fcb99a67","resolution":{"observed_at":"2026-08-11T00:48:35.418910Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.422003Z","title":"NATSA: A Near-Data Processing Accelerator for Time Series Analysis,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.422003Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:fe8c267d7d6a6b7f82248f1b99c0d0e8a908a7f99add9e0057774a8cf8c28837","observation_id":"0fc67402-1c39-477e-9a9d-bf914d321ea6","resolution":{"observed_at":"2026-08-11T00:48:35.422003Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.424531Z","title":"NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.424531Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:0e77c45df9a8f2f37c55139ed56fee9a8ce165f89eb3ac5976ebc0ce739aad3d","observation_id":"7ce289cc-7f26-4222-a761-adda1b92f784","resolution":{"observed_at":"2026-08-11T00:48:35.424531Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.427246Z","title":"A 20nm 6GB Function- in-Memory DRAM, Based on HBM2 with a 1.2 TFLOPS Programmable Computing Unit using Bank-Level Parallelism, for Machine Learning Applications,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":93,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.427246Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:263f3ad05586e53815c6e0773a84120bdc4f999c470e1adf8df061a3e9d9a9e9","observation_id":"a17857ee-3772-4420-b255-7e526e4dc8bb","resolution":{"observed_at":"2026-08-11T00:48:35.427246Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.429725Z","title":"Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":94,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.429725Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:cd71fddfcc70a9e1b20a85f044808f2d0c3b0f8fd38b4384aba52e0e81f88bd3","observation_id":"a4ab8ec0-4420-4c38-afda-521c96aa9633","resolution":{"observed_at":"2026-08-11T00:48:35.429725Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.452178Z","title":"184QPS/W 64Mb/ mm2 3D Logic- to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":95,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.452178Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:010a288de00b95779a484e1869b2b0baa01193c95cd06acb11235745c9d247f0","observation_id":"8e456d19-ed4c-48dd-8f2e-8eadecd03ce4","resolution":{"observed_at":"2026-08-11T00:48:35.452178Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.528209Z","title":"Acceler- ating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in- Memory Hardware,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":96,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.528209Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:509a86f1d7acb64e3e20d5638ae42fdf990ae57a727fe9ba1c0465709503f47d","observation_id":"02c4aea0-e019-4783-94fe-7779aa9e27c3","resolution":{"observed_at":"2026-08-11T00:48:35.528209Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.648858Z","title":"Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":97,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.648858Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:dbbf350851a424db0c151b4361c313a2e8f652c4594ca17a95cfbfc75b02ecb1","observation_id":"e8b438a1-5446-4905-9d99-7fe5a1ff24f0","resolution":{"observed_at":"2026-08-11T00:48:35.648858Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.804026Z","title":"Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":98,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.804026Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:e3e9ddfdcd8c93576bca0cd469f081aae2cf10c8b37249fb8f326c6264b65f8e","observation_id":"50e2c6dd-175d-4fe7-8ff6-08234b00583a","resolution":{"observed_at":"2026-08-11T00:48:35.804026Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.807010Z","title":"3D-Stacked Memory-Side Acceleration: Accelerator and System Design,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":99,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.807010Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:65794595a0e8c68703e9fc093c3b36f5adf45c9c6f2af558ed3e8b8b58330ca8","observation_id":"6e56c419-201b-4d46-8e29-788ab0326aef","resolution":{"observed_at":"2026-08-11T00:48:35.807010Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:48:35.809533Z","title":"HAMLeT: Hardware Accelerated Memory Layout Transform within 3D-Stacked DRAM,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM","version":1},"reference_index":100,"source":"pdf_text","source_observed_at":"2026-08-11T00:48:35.809533Z"},"links":{"citing_paper":"/paper/2412.19275"},"observation_digest":"sha256:6c1b07fb753a90beff590da3d1b18e20bc1e8a0f3d0707d72662bf7e40b12c23","observation_id":"882b1697-b5c8-4875-8e19-42fe9a28bfdb","resolution":{"observed_at":"2026-08-11T00:48:35.809533Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2412.19275","last_updated":"2024-12-26T16:31:40Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-11T00:43:16.664445Z","submitted_at":"2024-12-26T16:31:40Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM"},"reference_resolution":{"displayed":100,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":100,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":234},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"thesis":"As of 12 August 2026, this Paper Citation Record lists 100 of 234 outbound references and 0 inbound Pith citation observations for arXiv:2412.19275."}