{"as_of":"2026-08-09T06:23:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:e710fb6862a4569bec459887052e1154546df54f66dccd26fca0c827acb7db77","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":4,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":4,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":4,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T11:13:46.625924Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-14T21:12:59.095072Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-01T17:04:16.114170Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.19824","snapshot_observed_at":"2026-08-07T11:13:46.625924Z","title":"Analogxpert: Automating analog topology synthesis by incorporating circuit design expertise into large language models","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.03122","last_updated":"2025-06-03T17:54:30Z","snapshot_observed_at":"2026-08-07T11:05:54.293198Z","submitted_at":"2025-06-03T17:54:30Z","title":"AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation","version":1},"reference_index":28,"source":"arxiv_source","source_observed_at":"2026-08-07T11:13:46.625924Z"},"links":{"cited_paper":"/paper/2412.19824","citing_paper":"/paper/2506.03122"},"observation_digest":"sha256:9a6bfca7f2a01433790f124c02897b6265d8b1cd383c6c5c593724303357ae59","observation_id":"1ceef81b-bdbc-4fa5-9989-848e1c96a65f","resolution":{"observed_at":"2026-08-07T11:13:46.625924Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-01T17:04:16.114170Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.19824","snapshot_observed_at":"2026-08-06T15:46:56.185733Z","title":"Analogxpert: Automating analog topology synthesis by incorporating circuit design expertise into large language models,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.15104","last_updated":"2026-06-15T19:35:17Z","snapshot_observed_at":"2026-08-06T23:38:35.977969Z","submitted_at":"2025-07-20T19:57:07Z","title":"AnalogFed: Privacy-Preserving Discovery of Analog Circuits at Scale with Federated Generative AI","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-06T15:46:56.185733Z"},"links":{"cited_paper":"/paper/2412.19824","citing_paper":"/paper/2507.15104"},"observation_digest":"sha256:a3ea0828954f4ae5c81c794977a31b979aeb015a20c64660e0210b1bd692c74e","observation_id":"9b6d5627-5e8a-4a9b-85ba-d464db231dcc","resolution":{"observed_at":"2026-08-06T15:46:56.185733Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-01T17:04:16.114170Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"cited_work":{"arxiv_id":"2412.19824","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2412.19824","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"AnalogXpert: Automating analog topology synthesis by incorporating circuit design expertise into large language models","venue":null,"work_id":"6f10f894-7cfa-4473-bf37-eaea7e4e5356","year":2024},"citing_paper":{"arxiv_id":"2603.29068","last_updated":"2026-04-19T06:47:38Z","snapshot_observed_at":"2026-07-31T12:17:30.642372Z","submitted_at":"2026-03-30T23:14:08Z","title":"ARCS: Autoregressive Circuit Synthesis with Topology-Aware Graph Attention and Spec Conditioning","version":3},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-14T21:11:30.574268Z"},"links":{"cited_paper":"/paper/2412.19824","citing_paper":"/paper/2603.29068"},"observation_digest":"sha256:05fe7c3f5e27680c63ab5d93d664e6fccf0f09ce5a8ffbbf10f072d6bfaf64cd","observation_id":"9bae266f-4741-41c8-8083-ac793048774b","resolution":{"observed_at":"2026-05-14T21:12:59.097607Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-01T17:04:16.114170Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.19824","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2412.19824","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:dcdc0340d092177d403fcdba537d2b906ba86af20361ac50419b49ea430ac824","observation_id":"49b170ab-07bd-4bf8-843d-a9f682929ebe","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2412.19824/citation-record","integrity":"/paper/2412.19824/integrity","json":"/paper/2412.19824/citation-record.json","paper":"/paper/2412.19824"},"outbound":[],"paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-01T17:04:16.114170Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 4 inbound Pith citation observations for arXiv:2412.19824."}