{"as_of":"2026-08-18T11:19:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:5b1ac66dce7f7b1c632b91592fd0c853a9e6f3c913ca4ffcf24868834609090e","coverage":[{"denominator":25,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":25,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-11T00:18:07.324110Z","state":"measured"},{"denominator":25,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":25,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2412.19869/citation-record","integrity":"/paper/2412.19869/integrity","json":"/paper/2412.19869/citation-record.json","paper":"/paper/2412.19869"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.647353Z","title":"Equivalent-accuracy accelerated neural-network training using analogue memory,","venue":null,"work_id":"169a3845-024f-4561-8b36-567fed2388d8","year":2018},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.226347Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:6d3d532d7988d2fa123e936557451c23fe27016db8ec87337df125219928ecf0","observation_id":"49bf387f-0ae6-4864-b598-3983022b1f6f","resolution":{"observed_at":"2026-08-11T00:18:07.651496Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.231069Z","title":"A compute-in-memory chip based on resistive random-access memory,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.231069Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:9b6105d0831899dde0cbeb8f16648ff050a2399fda7f3967339d32f3635d5f01","observation_id":"c9e69729-60a5-4f39-953b-54ed8c7a43f3","resolution":{"observed_at":"2026-08-11T00:18:07.231069Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.627631Z","title":"Hardware implementation of memristor-based artificial neural networks,","venue":null,"work_id":"70facc02-c213-41b7-9a97-5d57f3ba702c","year":1974},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.235416Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:7ecd4f7a8d50f31d684163926b256ab1d44f7d428efbfe63cfc3e70b5ec496ec","observation_id":"458784b2-9502-4573-afee-2912bb4698cd","resolution":{"observed_at":"2026-08-11T00:18:07.631838Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.615931Z","title":"Towards a formally verified hardware root-of-trust for data-oblivious computing,","venue":null,"work_id":"7816b62f-3460-4085-8c10-dddacc3eef67","year":2022},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.239467Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:2abcd67eec36d8218c6c4d41b31a092933af3b235ecbbcdf4dba88f00c591569","observation_id":"d250510e-b76c-41aa-8d73-9ef05f3bc39b","resolution":{"observed_at":"2026-08-11T00:18:07.620036Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.604964Z","title":"Design guidelines of rram based neural-processing-unit: A joint device- circuit-algorithm analysis,","venue":null,"work_id":"d64e134c-60ad-4227-a5f4-fecfcef93b6b","year":2019},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.243858Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:7ff0b237a18d3162398b18031fe6c8cc12733a7b73f7b86d672fc8e8522e72e0","observation_id":"095ad482-37f2-4aed-88a2-28585fc17bdd","resolution":{"observed_at":"2026-08-11T00:18:07.608881Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.593681Z","title":"Fpcim: A fully- parallel robust reram cim processor for edge ai devices,","venue":null,"work_id":"e3e4097f-4c73-493b-9c9d-51efd4fc4e66","year":2023},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.248157Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:9ecee4a7ba5bccd30dffaf2d908ea49064aeb5213c4565b2bd839f7babc34805","observation_id":"7e9c3af8-4be1-4724-88ea-71d88a33b968","resolution":{"observed_at":"2026-08-11T00:18:07.597593Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.582280Z","title":"Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory,","venue":null,"work_id":"2b486162-b6b5-43d1-9f8c-21b179b142ee","year":2016},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.253059Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:52b13a55de8b1aa16320c98beff597b3c641942acd662feb6448e38f6963291e","observation_id":"143fdcc9-ed82-4fa7-84d9-410d1f10ec83","resolution":{"observed_at":"2026-08-11T00:18:07.586223Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.571618Z","title":"Neurosim+: An integrated device- to-algorithm framework for benchmarking synaptic devices and array architectures,","venue":null,"work_id":"4694fb06-b1c8-49cb-bf8a-12f891fc188a","year":2017},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.256928Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:7a79b2621f61f19427c85f1e2a54500f0cfda4f905956d39ea9c0d7fc5f28dde","observation_id":"29b621c3-c936-4122-8191-78822c44a8e7","resolution":{"observed_at":"2026-08-11T00:18:07.575353Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.560789Z","title":"Compute-in-memory technologies and architectures for deep learning workloads,","venue":null,"work_id":"301e35cf-676d-44ad-b349-4f16e0ca7277","year":2022},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.260710Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:436b07153856f8f9c4c926bb8b8467dec25e7845a298dab2ff0d8aa539749451","observation_id":"14b6f809-1bf7-4e57-950a-b261501bea1f","resolution":{"observed_at":"2026-08-11T00:18:07.564786Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.549263Z","title":"Fully hardware-implemented memristor convolutional neural network,","venue":null,"work_id":"34861410-dd30-434b-8dc8-fa01a98e0dd1","year":2020},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.264338Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:c1d901a2ea294cd7e6977d64821fa3d1bf42823e6f2b9184859c04f3f7b492dd","observation_id":"b4a0f125-388e-49fe-8c68-1d31d70f68c2","resolution":{"observed_at":"2026-08-11T00:18:07.553243Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.537455Z","title":"Enabling highly-efficient dna sequence mapping via reram-based tcam,","venue":null,"work_id":"12e2408c-2cb4-4921-b952-e8989a3eb252","year":2023},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.268106Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:336a31fda009ed8be8018bd8af532d34d392ccc81b3bcd53b48c2a57e37865e4","observation_id":"e46d660b-9c4d-4200-9706-7defbb357f7e","resolution":{"observed_at":"2026-08-11T00:18:07.541585Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.525583Z","title":"Winner-take-all autoencoders,","venue":null,"work_id":"4276be1b-b71f-49e2-b921-423d1f48506d","year":2015},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.271787Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:3a2d9077979e3a37223ccfcc6b00d458e4d29f1d3114fd89777aba06802510c5","observation_id":"ed4bdc5c-ce36-49a1-ad91-1a1afc734da5","resolution":{"observed_at":"2026-08-11T00:18:07.529741Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.513683Z","title":"Thermal agitation of electricity in conductors,","venue":null,"work_id":"9e96f78a-223e-4832-b076-fbd1d133cf58","year":1928},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.275636Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:c990293116d9ffd6a3e56f48f777f3b728b68ac8ba8086733992cffc4527555b","observation_id":"e94d084c-5b92-4c41-b46c-1260390cc375","resolution":{"observed_at":"2026-08-11T00:18:07.518020Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.501114Z","title":"Swipe: Enhancing robustness of reram crossbars for in-memory computing,","venue":null,"work_id":"248efdff-8988-4454-9279-3e7d37f56942","year":2020},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.279295Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:7fc441b3eb42a531a43ca41327288569a5f4e08ae3f8a7a6eb3c52c0c974018c","observation_id":"c62cdd58-0ed4-4220-a491-b12fee5a0793","resolution":{"observed_at":"2026-08-11T00:18:07.505530Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.487781Z","title":"Mixed-signal computing for deep neural network in- ference,","venue":null,"work_id":"df41a384-35e4-42b1-accf-8e0fca216ccd","year":2020},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.283064Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:fd1935752e2fc3df4715dadaa44d09109ac6d919823b5e32c67e20d88b7f2578","observation_id":"a8e59adc-4ffb-4993-adfd-93d3e540c14d","resolution":{"observed_at":"2026-08-11T00:18:07.492398Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.474627Z","title":"Towards adc-less compute-in- memory accelerators for energy efficient deep learning,","venue":null,"work_id":"34a0db25-53e6-481d-bb33-c2c2c4462fa4","year":2022},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.286999Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:70557f5904e194204dc48d12d0d0909dabc92567f718b99a2fee8c019c33f1e5","observation_id":"e3d5305d-423e-4eba-842d-2a43bd4bf969","resolution":{"observed_at":"2026-08-11T00:18:07.479050Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.460633Z","title":"Analog-to-digital conversion with reconfig- urable function mapping for neural networks activation function accel- eration,","venue":null,"work_id":"18ab6de6-6f1a-4c06-8d97-c9d3a294c0c4","year":2019},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.291032Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:704d2b5fd38790c3bf8fd2e54fe9fc23b4b1f9ada9d5c1c2ba432709519352fb","observation_id":"18924650-080d-471d-b52a-c3717f00817a","resolution":{"observed_at":"2026-08-11T00:18:07.465210Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.448917Z","title":null,"venue":null,"work_id":"b75c7e24-d2e7-40f3-9bca-477228972f21","year":null},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.295092Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:61a034a55a9562317bf9f2ba62724a3c58f0859596b91b9a7f725cbad1b1a0da","observation_id":"99d3d855-9e66-44db-823a-d355151fe77f","resolution":{"observed_at":"2026-08-11T00:18:07.452743Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.437572Z","title":"574–579, IEEE, 2018","venue":null,"work_id":"c6ae89d3-8170-4ea5-a711-30372a23783e","year":2018},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.299110Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:4484ed1027c541ce2597b888b82330f33efcef1cfe019b778b6cab7cd06d48eb","observation_id":"371ed83a-2d60-481e-90fb-23b89aad3c2e","resolution":{"observed_at":"2026-08-11T00:18:07.441609Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.424357Z","title":"Improving robustness of reram-based spiking neural network accelerator with stochastic spike- timing-dependent-plasticity,","venue":null,"work_id":"a54f7c01-3e34-4a3d-9a6a-1957263d09b1","year":2019},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.303057Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:a497424cf9ffab662c5d9804ee7563793ca5c5367d0eb33f4203923c0215cb3f","observation_id":"c0d68539-991b-41c9-8b8d-e3dafb27ffc7","resolution":{"observed_at":"2026-08-11T00:18:07.429118Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1812.11800","last_updated":"2020-04-21T04:57:46Z","snapshot_observed_at":"2026-08-14T17:36:39.166207Z","submitted_at":"2018-12-31T14:07:08Z","title":"Regularized Binary Network Training","version":3},"cited_work":{"arxiv_id":"1812.11800","doi":null,"metadata_source":"pith","pith_arxiv_id":"1812.11800","snapshot_observed_at":"2026-08-11T00:18:07.355701Z","title":"Regularized Binary Network Training","venue":"cs.LG","work_id":"00c82dbf-c82a-4a76-8a3e-15283d13cf1c","year":2018},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.307750Z"},"links":{"cited_paper":"/paper/1812.11800","citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:64f9d293e484535f256982d0889b7f8224d53c89eceed2d543adcf0366d8cdc1","observation_id":"8c0152e4-5819-4c81-8e36-c3b69c7090b8","resolution":{"observed_at":"2026-08-11T00:18:07.362633Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.411764Z","title":"Rram-based spiking nonvolatile computing-in-memory processing engine with precision- configurable in situ nonlinear activation,","venue":null,"work_id":"095c6359-b54b-4b62-a3bc-f63a17070761","year":2019},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.312511Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:1c37fbfbfac7932eacefca92c0d3d95b5a71458165e249aedd2a731c8616af11","observation_id":"69693d08-eb77-4898-ac46-f5077cd7e8a9","resolution":{"observed_at":"2026-08-11T00:18:07.415988Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.398099Z","title":"Stochastic phase-change neurons,","venue":null,"work_id":"f612d4d1-5831-49f3-aecd-d3a2f9ca0ef5","year":2016},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.316348Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:82e712d7f78fea3b47ea17063cac3c15cdbe1914f5ffc72d5e4e036e99055396","observation_id":"13c48343-3bc4-4646-acb4-f25e7dc8dd54","resolution":{"observed_at":"2026-08-11T00:18:07.402854Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.384550Z","title":"Simple statistical gradient-following algorithms for con- nectionist reinforcement learning,","venue":null,"work_id":"f8bdabd5-bc2b-4057-b343-c10fbd5a03a2","year":1992},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.320182Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:599cbeef534331fe135f9358f0bd7ec7c414ca825961028806a2c4ec6258ac29","observation_id":"3964b48c-890f-4361-adab-ffc5081c7716","resolution":{"observed_at":"2026-08-11T00:18:07.388762Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T00:18:07.371922Z","title":"Versatile stochastic dot product circuits based on nonvolatile memories for high perfor- mance neurocomputing and neurooptimization,","venue":null,"work_id":"2e89db85-bde4-41c4-baa8-b591ffdae585","year":2019},"citing_paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-11T00:18:07.324110Z"},"links":{"citing_paper":"/paper/2412.19869"},"observation_digest":"sha256:25fa1340c769a2b1f51debf05efc694f10f7ad92bc4e9e401e0f820fd8a13137","observation_id":"b46220b1-c15c-48f5-874b-69e426dd828f","resolution":{"observed_at":"2026-08-11T00:18:07.376230Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2412.19869","last_updated":"2024-12-27T09:38:19Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-16T21:31:49.421355Z","submitted_at":"2024-12-27T09:38:19Z","title":"A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs"},"reference_resolution":{"displayed":25,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":2,"verified_exact":1,"verified_fuzzy":22},"total_outbound_references":25},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 18 August 2026, this Paper Citation Record lists 25 of 25 outbound references and 0 inbound Pith citation observations for arXiv:2412.19869."}