{"as_of":"2026-08-15T14:47:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:1c324d0f927045cb2a90b3cdcf4abf8d448b340a1dfaff8c8d8f62afd15eb188","coverage":[{"denominator":13,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":13,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T23:14:13.880333Z","state":"measured"},{"denominator":13,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":13,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2412.20893/citation-record","integrity":"/paper/2412.20893/integrity","json":"/paper/2412.20893/citation-record.json","paper":"/paper/2412.20893"},"outbound":[{"citation":{"cited_paper":{"arxiv_id":"2203.04426","last_updated":"2022-11-15T11:34:53Z","snapshot_observed_at":"2026-08-14T01:27:09.903997Z","submitted_at":"2022-03-08T22:29:31Z","title":"Efficient quantum gate decomposition via adaptive circuit compression","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2203.04426","snapshot_observed_at":"2026-08-10T23:14:13.860751Z","title":"Approaching the theoretical limit in quantum gate decomposition","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.860751Z"},"links":{"cited_paper":"/paper/2203.04426","citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:85518a4ac940066e65137ceb46b4c42cc8e0e534828ab643675b49d65d1341e6","observation_id":"42f8d33b-a7b4-48e4-9ebe-5f6b82d0c2cd","resolution":{"observed_at":"2026-08-10T23:14:13.860751Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T23:14:14.144585Z","title":"Synthesis of quantum logic circuits","venue":null,"work_id":"34aa0649-5731-4f9f-ab0a-1085545c5fd3","year":2005},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.865647Z"},"links":{"citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:0e42fc6f48df0cde33ae4cb59b62ceada1067495c9dce485dce03bfed3a636e5","observation_id":"a76b9297-b505-4439-8dbf-d24b1eefd992","resolution":{"observed_at":"2026-08-10T23:14:14.149212Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T23:14:14.129597Z","title":"The mapping diagram is illustrated in Figure 7 (c), where the label of line between physical qubits indicates the error rate in executing CZ gate","venue":null,"work_id":"d436546a-8064-49d4-883a-47edf165ca03","year":2022},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.880333Z"},"links":{"citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:fad826365b01c3a85d834a615f4cad2c46c33411589c11a021fc13a06f7bac5b","observation_id":"abad3b8b-eafc-4e18-9dcf-5ad779e76c61","resolution":{"observed_at":"2026-08-10T23:14:14.134462Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"quant-ph/0505030","last_updated":"2005-08-23T01:12:00Z","snapshot_observed_at":"2026-08-13T09:40:04.012975Z","submitted_at":"2005-05-06T00:55:45Z","title":"The Solovay-Kitaev algorithm","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"quant-ph/0505030","snapshot_observed_at":"2026-08-10T23:14:13.837151Z","title":"Shengchao Ding, Zhi Jin, and Qing Yang","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":2005,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.837151Z"},"links":{"cited_paper":"/paper/quant-ph/0505030","citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:ff56be529a8d8477f053cde223a1502d2d38066cbe228c4d2a3382b1d30c4589","observation_id":"6c5ece02-9b38-4e58-bdc6-43cbb292c243","resolution":{"observed_at":"2026-08-10T23:14:13.837151Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"quant-ph/0610105","last_updated":"2006-10-13T03:52:03Z","snapshot_observed_at":"2026-08-15T12:36:42.655147Z","submitted_at":"2006-10-13T03:52:03Z","title":"Evolving Quantum Oracles with Hybrid Quantum-inspired Evolutionary Algorithm","version":1},"cited_work":{"arxiv_id":"quant-ph/0610105","doi":null,"metadata_source":"pith","pith_arxiv_id":"quant-ph/0610105","snapshot_observed_at":"2026-08-10T23:14:14.070437Z","title":"Evolving Quantum Oracles with Hybrid Quantum-inspired Evolutionary Algorithm","venue":"quant-ph","work_id":"e8b2bc5a-b570-4cfd-9a49-fb40a0400f57","year":2006},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":2006,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.841677Z"},"links":{"cited_paper":"/paper/quant-ph/0610105","citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:59fd13f18ec3b37f85058c8ebcc946338114d5dfa2ed8d6e1330eff02f308dbb","observation_id":"aaef92d3-d5b4-476b-91a7-5500ffc81d3f","resolution":{"observed_at":"2026-08-10T23:14:14.076449Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T23:14:13.847158Z","title":"Quantum circuit synthesis and compilation optimization: Overview and prospects","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":2013,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.847158Z"},"links":{"citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:9ae3aac4cdd1b5d083654a0bddd5e2ceb681acd580b7d4ce1e471cab70fa0502","observation_id":"a746f9e0-de62-4c37-86a7-5492b51ec428","resolution":{"observed_at":"2026-08-10T23:14:13.847158Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T23:14:13.817308Z","title":"Michel Barbeau and Joaquin Garcia-Alfaro","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.817308Z"},"links":{"citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:80d13687785325ef1b30ec672b4cec4ef5082a363331411afeade9a6453400c3","observation_id":"3dd18dbc-bdbe-4780-a171-f0af576d84cc","resolution":{"observed_at":"2026-08-10T23:14:13.817308Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2006.02799","last_updated":"2021-01-06T08:43:39Z","snapshot_observed_at":"2026-08-11T21:57:57.501331Z","submitted_at":"2020-06-04T11:57:18Z","title":"Quantum Computation","version":2},"cited_work":{"arxiv_id":"2006.02799","doi":null,"metadata_source":"pith","pith_arxiv_id":"2006.02799","snapshot_observed_at":"2026-08-10T23:14:14.115510Z","title":"Quantum Computation","venue":"quant-ph","work_id":"a57cdcbc-5090-4ddd-866b-9fe7479ebcf7","year":2020},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":2020,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.827203Z"},"links":{"cited_paper":"/paper/2006.02799","citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:547807b22badf93655e81fdc6c2cc6aaa0ee7b30a9af3ec17b6626ed23d990d0","observation_id":"c715d59b-00b0-44d1-ae0a-b390476324ec","resolution":{"observed_at":"2026-08-10T23:14:14.120239Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1140/epjqt/s40507-021-00119-6","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T23:14:13.932502Z","title":"Run-Hong He, Xu-Sheng Xu, Mark S Byrd, and Zhao-Ming Wang","venue":null,"work_id":"2b3665c0-1318-4c37-931b-98277047f76e","year":null},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":2021,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.851669Z"},"links":{"citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:1a54fef3b94f587f6985814bbb55996353d820e4ccbd9748036c3b8b21d3931a","observation_id":"5c631126-14f5-4add-8c67-753dbbbc840c","resolution":{"observed_at":"2026-08-10T23:14:13.938520Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2206.10880","last_updated":"2022-06-22T07:03:20Z","snapshot_observed_at":"2026-08-13T19:13:38.198370Z","submitted_at":"2022-06-22T07:03:20Z","title":"VeriQBench: A Benchmark for Multiple Types of Quantum Circuits","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2206.10880","snapshot_observed_at":"2026-08-10T23:14:13.831998Z","title":"Christopher M Dawson and Michael A Nielsen","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":2022,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.831998Z"},"links":{"cited_paper":"/paper/2206.10880","citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:ba8af16034acba37c37ae94dd32701b06e7adadb826ce6680faf316378011499","observation_id":"7512cd42-e8c4-485e-8afc-92a7e68a5b4a","resolution":{"observed_at":"2026-08-10T23:14:13.831998Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1088/2058-9565/acfe38","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T23:14:13.917127Z","title":"URL https://dx.doi.org/10.1088/ 2058-9565/acfe38","venue":null,"work_id":"7e1bb58e-1234-426b-a4ef-56f897fdc09b","year":null},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.855980Z"},"links":{"citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:96278518b17ba752335db285dc631f07ca74447efc419820ca0c514648499eb5","observation_id":"315446c3-6bb0-4f68-bb68-b2f5c51d26a5","resolution":{"observed_at":"2026-08-10T23:14:13.923192Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17248","last_updated":"2024-07-10T12:53:46Z","snapshot_observed_at":"2026-08-12T23:35:36.745600Z","submitted_at":"2024-06-25T03:28:40Z","title":"MindSpore Quantum: A User-Friendly, High-Performance, and AI-Compatible Quantum Computing Framework","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.17248","snapshot_observed_at":"2026-08-10T23:14:13.870026Z","title":"Yuan-Hang Zhang, Pei-Lin Zheng, Yi Zhang, and Dong-Ling Deng","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.870026Z"},"links":{"cited_paper":"/paper/2406.17248","citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:ae511712e862b365f1b2c67a7dcca7d4f75454c99330518b34138cc1b4541996","observation_id":"e7fcd366-5036-4380-89ce-e489ce61bf62","resolution":{"observed_at":"2026-08-10T23:14:13.870026Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T23:14:13.875018Z","title":"URL https://www.sciencedirect","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices","version":3},"reference_index":9273,"source":"pdf_text","source_observed_at":"2026-08-10T23:14:13.875018Z"},"links":{"citing_paper":"/paper/2412.20893"},"observation_digest":"sha256:48641a54be24c4d469254db676640288f2c23d167150015b8c77825187b72601","observation_id":"12bf5d31-ad02-410d-9b6e-3871da049d0b","resolution":{"observed_at":"2026-08-10T23:14:13.875018Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2412.20893","last_updated":"2025-05-16T07:58:53Z","latest_version":3,"primary_category":"quant-ph","snapshot_observed_at":"2026-08-15T13:21:48.240596Z","submitted_at":"2024-12-30T12:05:09Z","title":"RH: An Architecture for Redesigning Quantum Circuits on Quantum Hardware Devices"},"reference_resolution":{"displayed":13,"state_counts":{"malformed_identifier":0,"metadata_mismatch":2,"parse_uncertain":0,"unresolved":7,"verified_exact":2,"verified_fuzzy":2},"total_outbound_references":13},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 15 August 2026, this Paper Citation Record lists 13 of 13 outbound references and 0 inbound Pith citation observations for arXiv:2412.20893."}