{"as_of":"2026-08-24T04:10:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:61a5202ed7c6fdf100e804b73aaed449234c00911568a5569aabb149282ad2a3","coverage":[{"denominator":89,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":89,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T19:37:43.305943Z","state":"measured"},{"denominator":89,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":89,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-23T06:30:58.430688+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2501.09902/citation-record","integrity":"/paper/2501.09902/integrity","json":"/paper/2501.09902/citation-record.json","paper":"/paper/2501.09902"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.859046Z","title":"[Online]","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.859046Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:309e9f0310feb3c389e43e950aa7982f299884d6bcce8422c497d80898d97635","observation_id":"33bccf8c-d385-45d9-aaf0-a91fecf92cde","resolution":{"observed_at":"2026-08-10T19:37:42.859046Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.864202Z","title":"[Online]","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.864202Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:7d56c815ef2794ab0398f6cd38119482fbc2f695fb4f17aeb0d6cc1be3b505df","observation_id":"e3aec579-a949-41d9-bca8-57cc09d83e48","resolution":{"observed_at":"2026-08-10T19:37:42.864202Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.868671Z","title":"[Online]","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.868671Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:938c7a6a453af60c74044fa7928fad142b7b838448a02c489f0279e987360c49","observation_id":"4742006b-ef4a-4ed0-99c3-dc55644b8ac3","resolution":{"observed_at":"2026-08-10T19:37:42.868671Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.873305Z","title":"[Online]","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.873305Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:2c4b4f7221a8758d1b118f301394ef33ca4de104f2a1519c91506cf968c78604","observation_id":"27228b8d-967e-45bd-9d9b-b3cd35020a40","resolution":{"observed_at":"2026-08-10T19:37:42.873305Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.878800Z","title":"[Online]","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.878800Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:09b812149e37f611b9e41e4dfc408e3bf05dde794fc66293c0a6aced5532cbee","observation_id":"5241e7ca-15e4-403b-9f87-84865aa22a84","resolution":{"observed_at":"2026-08-10T19:37:42.878800Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.883744Z","title":"[Online]","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.883744Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:a07285b4320907bcad6b3174db1ffae512942059454fd7a9d28d642c0620ba78","observation_id":"f343dbd3-f844-4344-9668-0b09878a751d","resolution":{"observed_at":"2026-08-10T19:37:42.883744Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.888327Z","title":"Adler and J.-l","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.888327Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:96fabdb9ee3b6daf11d1476b306b59bc98ec9a461f3fd2a44f33010e3281bdbc","observation_id":"af110060-d58e-43ae-9f31-c202a44fc38f","resolution":{"observed_at":"2026-08-10T19:37:42.888327Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.893404Z","title":"Compute caches,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.893404Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:85b914caebacd802b1d28bf9680d26b365fc447c6364e1e40bcddf41bb67b50e","observation_id":"477dea11-4e59-4f15-9a90-8de0db10f661","resolution":{"observed_at":"2026-08-10T19:37:42.893404Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.899351Z","title":"Towards a reconfigurable bit-serial/bit-parallel vector accelerator using in-situ processing-in-sram,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.899351Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:2e7839a7cf660b3af01330ddb9387c02989f162b9b26c9c56d83703537071c5a","observation_id":"55f798d0-2ba8-435e-8e46-16aa60265554","resolution":{"observed_at":"2026-08-10T19:37:42.899351Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:45.224017Z","title":"Eve: Ephemeral vector engines,","venue":null,"work_id":"a2838a0d-fd3f-4d54-b02e-6b19994daf12","year":2023},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.903896Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:1698bbcc80b57c15b70f069e40d543790ba26945d24e5666ec82c24999a53ba0","observation_id":"8136016d-04d4-41ad-a624-f34501ac787a","resolution":{"observed_at":"2026-08-10T19:37:45.229939Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:45.206343Z","title":"Arm cortex-a76 core technical reference manual r3p0","venue":null,"work_id":"d95d2960-cb12-42c7-8f8e-370bba71c14e","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.908554Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:df8b6725c9ff97af678c98d191542dbd149f01a47c3cc77043dc716c589d9f48","observation_id":"58c1363e-aa93-4969-a9e2-f6c5736a5e50","resolution":{"observed_at":"2026-08-10T19:37:45.212044Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:45.187658Z","title":"Arm optimized routines","venue":null,"work_id":"613eceb1-b67d-4835-ac36-2606ee80e49f","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.913062Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:aec34f4de1552e261c3c92970d8759dc52a111cbb5b83affed8c8c0c3669d268","observation_id":"7c2f5bb0-e2af-4521-a0a0-e39f59603841","resolution":{"observed_at":"2026-08-10T19:37:45.193930Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:45.170062Z","title":"Introducing the scalable matrix extension for the armv9-a architecture","venue":null,"work_id":"e5965d4e-4dc0-4c1a-89be-e78445bbfb78","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.917172Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:54a366e5297b356ae4a43b4596ea1fb1e1e5fafb96010fc41f74595365e96802","observation_id":"5d8885fc-e13a-489d-8b3c-f7075b3a6532","resolution":{"observed_at":"2026-08-10T19:37:45.174684Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:45.143523Z","title":"Cmsis-dsp, an optimized compute library for embedded systems","venue":null,"work_id":"2bd3d3ec-8d16-44fb-aba5-30f1564d6dd4","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.921498Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:6152ee80ae33f07c1d9b63ea4f2cb91af23eeb1b555cac0c1e32382d8376a5c5","observation_id":"cd036147-2990-4de6-b5a9-e328b4e597a1","resolution":{"observed_at":"2026-08-10T19:37:45.149335Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:45.117871Z","title":"Arrow: A risc-v vector accelerator for machine learning inference,","venue":null,"work_id":"9b07dcbe-214e-4c02-a2f3-4ee2fedebcc6","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.926082Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:07f9cb5b9b9672f2dc7e4da8dafb0a3f87ac1995b526cc4d1ad724a7cbbcb339","observation_id":"3b14b08a-5df8-4f99-be39-aab0bc6dd3a5","resolution":{"observed_at":"2026-08-10T19:37:45.123635Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:45.100522Z","title":"A 75kb sram in 65nm cmos for in-memory computing based neuromorphic image denoising,","venue":null,"work_id":"ccae0308-2b14-4c91-bae9-c96cf5bde91c","year":2020},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.934163Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:42b6ac97f7d97a6263474350945daf363e025c1c42f63d14656eb3d1217237ee","observation_id":"42ce1e4b-96d6-4315-949a-c05574517f1e","resolution":{"observed_at":"2026-08-10T19:37:45.105250Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:45.083179Z","title":"Toward performance portable programming for heterogeneous systems on a chip: A case study with qualcomm snapdragon soc,","venue":null,"work_id":"bd7aaa28-ecfb-407e-8fce-338693fe2196","year":2021},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.938266Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:adf4dd14801860d1d2443936e0de133ae503cb8ed86766db442a4685b31b1cdf","observation_id":"4d25f049-5ddc-4321-a547-a481519ceed8","resolution":{"observed_at":"2026-08-10T19:37:45.087938Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.943287Z","title":"Accelerating database analytic query workloads using an associative processor,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.943287Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:d782681cce511ad9f785ee887da511d591af0f66eab5c257c39390bc28ef6c45","observation_id":"9d6173cf-31df-4756-aece-2b3dedbdb98a","resolution":{"observed_at":"2026-08-10T19:37:42.943287Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:45.066390Z","title":"Cape: A content- addressable processing engine,","venue":null,"work_id":"d38d713c-600c-4db0-bff7-51c9b482f0c0","year":2021},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.948337Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:14ba81ab927dd3fb0622b6c50a687ca2a5be9c572301e0d09bc92ead569a8b50","observation_id":"aaf04479-0c53-4c3e-8970-956e80be601d","resolution":{"observed_at":"2026-08-10T19:37:45.071825Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:45.049517Z","title":"Ara: A 1-ghz+ scalable and energy-efficient risc-v vector processor with mul- tiprecision floating-point support in 22-nm fd-soi,","venue":null,"work_id":"87afb5d7-9fb8-4675-967a-a5023b06b79b","year":2020},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.957073Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:459e82be6800357310fa7885702de8819b2a8a3eb79a1290da266af844f87688","observation_id":"f247d8a0-22b3-4ab2-8028-e526b58de7cb","resolution":{"observed_at":"2026-08-10T19:37:45.055802Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:42.961210Z","title":"Xuantie-910: A commercial multi-core 12-stage pipeline out-of-order 64-bit high performance risc-v processor with vector extension : Indus- trial product,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.961210Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:4c72ab649424adfd69df2f3535a544278313dcc572908a75a0e226813150c642","observation_id":"33fe4d1f-8e88-4f46-a2a0-fe05b0a6eca6","resolution":{"observed_at":"2026-08-10T19:37:42.961210Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.998311Z","title":"The csi multi- media architecture,","venue":null,"work_id":"789f3b89-34c7-4358-b8d8-30d5577fe1a8","year":2005},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.967073Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:719b047eebcec9104ce85532704e5d32a1b1ecf76d428ee801051ac88de843a2","observation_id":"2d0a4aab-d222-4e6d-af43-0e6235faf9b1","resolution":{"observed_at":"2026-08-10T19:37:45.005342Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.983779Z","title":"A software library containing sparse functions written in opencl","venue":null,"work_id":"23cddbaf-67ae-4313-aa4f-6c67ede84437","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.971916Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:f106daf1186f679b2c6097fe431d3eeed3711ca034061a068c60cc62cbbc53fe","observation_id":"3ec090d2-cd34-42ce-aa7b-848c5d6fbf2d","resolution":{"observed_at":"2026-08-10T19:37:44.988480Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.968985Z","title":"Mom: a matrix simd instruction set architecture for multimedia applications,","venue":null,"work_id":"5a7cb80b-acbd-4aaa-a0fa-3099bf2f9f92","year":1999},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.976395Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:5ff95732a5b9b7d4251d45747cc20d21d7e83b326aeedcd62a54ac76b62a9f78","observation_id":"68491a7a-473a-4674-ae9d-387c118187bf","resolution":{"observed_at":"2026-08-10T19:37:44.973240Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.956091Z","title":"Three-dimensional memory vectorization for high bandwidth media memory systems,","venue":null,"work_id":"6e06d369-fc55-4119-baae-1cad16dc18cd","year":2002},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.982034Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:c317106f97ed020da3c0b81c34142e141a9d9e75c0382360f33c75912250b5c5","observation_id":"7f17692b-a37f-4aae-8184-dd5899f20dd0","resolution":{"observed_at":"2026-08-10T19:37:44.960316Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.944661Z","title":"Andes plots risc-v vector heading,","venue":null,"work_id":"29975a73-0d40-4541-87ec-8396a6eb9272","year":2020},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.986203Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:f0cbc3164a9341252322010f780edf45a920d10a3be2c29276c5e2a69b2f3c0b","observation_id":"43d3561c-96f4-4fb2-afc2-1900860515d2","resolution":{"observed_at":"2026-08-10T19:37:44.948607Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.933029Z","title":"Developers","venue":null,"work_id":"678ad9bd-51df-458a-99e6-439b603078e5","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.990201Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:a060912fe8917c562579c520273e6d6c32d0c9423b73d10cac7aecd2378db056","observation_id":"9ceb3010-20d3-4155-b7a0-bb8b911a7388","resolution":{"observed_at":"2026-08-10T19:37:44.937090Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.919801Z","title":"Ocelot: A dynamic optimization framework for bulk-synchronous applications in hetero- geneous systems,","venue":null,"work_id":"e5d0f343-353c-407d-8c3b-08e0ce1de3dd","year":2010},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.994248Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:642ba22df849dd6b3e50d2fb57d918771a66b25870192e0ed06b5e068e378b1c","observation_id":"0ec9cb4e-fce5-491a-aebf-7534fb6f0e12","resolution":{"observed_at":"2026-08-10T19:37:44.924609Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.907292Z","title":"The linpack benchmark: past, present and future,","venue":null,"work_id":"2f23d18d-f33e-41fb-9c98-4124a5ea7ccb","year":2003},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.999699Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:8355cbd6fff5b3c5f6254fa413b0fcc9cc7b7ae0d814fb6238b3abee8ac4f940","observation_id":"b5f47e4d-b05e-41a2-8b79-0be97fe8c141","resolution":{"observed_at":"2026-08-10T19:37:44.911923Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.894085Z","title":"Neural cache: Bit-serial in-cache acceleration of deep neural networks,","venue":null,"work_id":"d3e7b9e3-2e0f-49c7-a21f-c8396da7a0ba","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.005983Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:4a4f467723de96080ffbeee15d6e7222a6617e12e03698e6f0c93867aaefc697","observation_id":"fe063bb9-e14e-4360-abc6-cad5017dceed","resolution":{"observed_at":"2026-08-10T19:37:44.898575Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.881683Z","title":null,"venue":null,"work_id":"eb699d59-53e8-417a-8fbf-deb439f8561a","year":1991},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.016339Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:5b145cf326c924441c2414488aa786c644efdff4b426a2203b485296740f7513","observation_id":"b88685d9-9144-472c-be5f-cbb433253b0f","resolution":{"observed_at":"2026-08-10T19:37:44.885529Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.870104Z","title":"Mvc: Enabling fully coherent multi-data-views through the memory hierarchy with processing in memory,","venue":null,"work_id":"565ce020-c1a3-471d-a73f-e7be1c088b19","year":2023},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.021075Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:b4781a4a6e2a86762156945a719bee5280eaaf7cffeb142821df9024acd81232","observation_id":"010cb1dd-c5e0-4f89-a631-e0ef6ee2d60a","resolution":{"observed_at":"2026-08-10T19:37:44.874083Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.858053Z","title":"Multi-layer in-memory processing,","venue":null,"work_id":"78edfa25-659e-4aa1-a505-04f7e0cac244","year":2022},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.027089Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:b8ec36a6841b17295376636d46e83f7b45f4859b3671a892e9d289041d768c00","observation_id":"d9add2de-39e3-47f6-a77e-18257827414d","resolution":{"observed_at":"2026-08-10T19:37:44.862445Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.032815Z","title":"Duality cache for data parallel acceleration,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.032815Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:f0eca07e01571a712ff96272be676187d1c397642ed4834a837243d7e40319ff","observation_id":"eb069027-29df-467f-8cc2-9598057db281","resolution":{"observed_at":"2026-08-10T19:37:43.032815Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.846411Z","title":"Mdacache: Caching for multi-dimensional-access memories,","venue":null,"work_id":"00705614-b109-4cf5-80e7-b6c67553de8c","year":2018},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.037020Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:1d77cc935645e858f51534f9a2bcc22e4a7632a9d4003322fd6212f68a4cc01c","observation_id":"3d384986-42ae-4537-bcae-17e458534bc6","resolution":{"observed_at":"2026-08-10T19:37:44.850470Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.834061Z","title":"Blink (rendering engine)","venue":null,"work_id":"ccc666bd-b732-4854-8749-edb53a4333d6","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.041339Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:650065d49778a120b3bb8170bd3c3e14e0fb7af4fcf9821c70863739880e498a","observation_id":"59d3d1b7-c166-405d-80b1-61883b525252","resolution":{"observed_at":"2026-08-10T19:37:44.838392Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.822594Z","title":"Boringssl library","venue":null,"work_id":"0bf5abac-1e84-42fd-84f3-8dfb2718734c","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.045429Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:8fa3a3b8d0967a3cb8ddffb368382ceb45b75da1094a429d0232bcac3eb5eec7","observation_id":"85a76435-6943-48d4-a714-3a249e0812cd","resolution":{"observed_at":"2026-08-10T19:37:44.826404Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.810544Z","title":"Skia - a complete 2d graphic library for drawing text, geometries, and images","venue":null,"work_id":"6b5ea521-2755-4216-b112-a4edabfafffb","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.051182Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:c43a71f39db965d10d61921680fca1c01da68cc656ac9a58ceadf5009a62fe50","observation_id":"56b31670-5d6e-4b73-b091-01db072611ce","resolution":{"observed_at":"2026-08-10T19:37:44.815055Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.796227Z","title":"Xnnpack, a highly optimized library of floating-point neural network inference operators","venue":null,"work_id":"93fda7ae-3cf6-4ce1-9e9b-357a5c14bd7b","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.056116Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:940542496a914dc6c8355992053d3384d696441dfbec132624fbcd800735922a","observation_id":"3de94ef4-6e49-4402-8c83-3b9851930b5b","resolution":{"observed_at":"2026-08-10T19:37:44.801382Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.783068Z","title":"Comparing the sizes of flagship chipsets: Qualcomm, samsung, huawei and apple","venue":null,"work_id":"d253d76b-3cd3-4321-8636-e5c40cb525fb","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.060713Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:ac581a20d5facef2d4b8ceb461b77d6aca946ab6befb010750249ed3287e73ff","observation_id":"4afa046b-2071-4395-bee1-7d4b9896148b","resolution":{"observed_at":"2026-08-10T19:37:44.787836Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.768827Z","title":"Optimizing binary translation of dynamically generated code,","venue":null,"work_id":"77611a92-cb42-42cb-a0bc-547c09874fe7","year":2015},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.064855Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:6fc3ced3989727560438439a517735b236568f66d2b37b262904938a45d817b5","observation_id":"9dd9b619-7b9f-4e99-a699-5b77907f6f1d","resolution":{"observed_at":"2026-08-10T19:37:44.773638Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1704.04861","last_updated":"2017-04-17T03:57:34Z","snapshot_observed_at":"2026-08-20T09:32:02.065929Z","submitted_at":"2017-04-17T03:57:34Z","title":"MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1704.04861","snapshot_observed_at":"2026-08-10T19:37:43.069698Z","title":"Mobilenets: Efficient convolutional neural networks for mobile vision applications,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.069698Z"},"links":{"cited_paper":"/paper/1704.04861","citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:0388d1bc3c1b1ec4aa371a8f868718d5d080188c1dbafb3505f9185a104d32b4","observation_id":"d843bd20-b4ed-40d4-b763-5878d635254f","resolution":{"observed_at":"2026-08-10T19:37:43.069698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.754492Z","title":"Instruments","venue":null,"work_id":"a07b949b-7343-47ab-80ff-1b747d2cff05","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.074593Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:37417f94e5f2e7cc614e6575a30caea3b80323838e65a237d65aa1d9b121b4fa","observation_id":"15df5e79-7ec5-441c-afa4-742d29fd7149","resolution":{"observed_at":"2026-08-10T19:37:44.758817Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.741592Z","title":"Accelerate artificial intelligence (ai) workloads with intel advanced matrix extensions (intel amx)","venue":null,"work_id":"25c9b2bf-3af2-4792-a4d8-b521c9ead674","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.078351Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:9d2615d90931fd3e36d0ee8370b05600229b02b4a5cfe2f953f5c281cc02ddf3","observation_id":"dda09b42-fd0f-47e7-a78e-e8e520620ba4","resolution":{"observed_at":"2026-08-10T19:37:44.746326Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.729088Z","title":"A 28 nm con- figurable memory (tcam/bcam/sram) using push-rule 6t bit cell enabling logic-in-memory,","venue":null,"work_id":"17a9212f-aec3-4d2d-bb87-a9be7cc27c6e","year":2016},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.086796Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:1c64503c2b0325d44b5ae483c8bb559800dc97f72d2b3d81689b594427a3980d","observation_id":"1e5360cb-8b1d-4a32-b59a-e471da69756e","resolution":{"observed_at":"2026-08-10T19:37:44.734122Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.715745Z","title":"Energy-efficient and high throughput sparse distributed memory architecture,","venue":null,"work_id":"ed7ffa9c-3498-46d2-a0ec-78037e856f79","year":2015},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.092474Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:198bb1908bc981276c8e6805f55ac92fa49e8153b3b673e126559a9ad457a073","observation_id":"8f4bbe48-ce9c-4f5f-a5bd-7349372546f1","resolution":{"observed_at":"2026-08-10T19:37:44.720494Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.696992Z","title":"Vector- processing for mobile devices: Benchmark and analysis,","venue":null,"work_id":"a4666639-0fa2-4906-abc0-d546ecf5c6c9","year":2023},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.098076Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:7e7e46109687dbda48beb2264c2591ccd5222b3646b05d3a43908f81bb11f43b","observation_id":"eaee00b6-44bc-4376-bae3-b1d69890ff85","resolution":{"observed_at":"2026-08-10T19:37:44.701635Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.682945Z","title":"Reducing area overhead for error-protecting large l2/l3 caches,","venue":null,"work_id":"0e656ac4-ff81-4ef1-b0c0-dc8590931e6a","year":2009},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.106477Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:441ddbba1ebc40ad76dbd81d3c09f52773712631acf45f75692096a485efbd74","observation_id":"4b7b1e25-24f9-495c-a3a6-a171cdd729f5","resolution":{"observed_at":"2026-08-10T19:37:44.687589Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.666819Z","title":"Ramulator: A fast and extensible dram simulator,","venue":null,"work_id":"5f7a3239-f0c0-4acc-8239-b484f4817bf6","year":2016},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.113670Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:bb5a71b717f53b1c37a70cf4b387e58697c94df0d2d79f966f63e8faaa3fb249","observation_id":"5bff1684-ff8c-4e09-98db-512a11204fe7","resolution":{"observed_at":"2026-08-10T19:37:44.671919Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.653095Z","title":"The motorola dsp56000 digital signal processor,","venue":null,"work_id":"0961547a-fa10-441e-a9cd-9eb365f54eb4","year":1986},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.117844Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:ce7d213e6687634e885a2c9143fdbf287b9943eb6e1f2438020c0d617a3e96bd","observation_id":"dadfd1fe-41ea-41f8-a686-60e9dff26c40","resolution":{"observed_at":"2026-08-10T19:37:44.657765Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.639392Z","title":"Performance evaluation of a vector supercomputer sx-aurora tsubasa,","venue":null,"work_id":"5ce6f377-3991-45f8-94bd-a41ace14f331","year":2018},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.124151Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:881378ff0fdf115d0c29e81f92f4872af835c830d8847d045d01ee7b56bdd994","observation_id":"35c36d0f-534e-4252-9846-08bfc0d5845a","resolution":{"observed_at":"2026-08-10T19:37:44.643952Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.626091Z","title":"Smart instruction codes for in-memory computing architectures compatible with standard sram interfaces,","venue":null,"work_id":"73fe9be0-3cd4-4856-8968-89e486f79e0a","year":2018},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.129105Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:86b439739bc206178764a667372ef55cfd5e4bd0e7e62f519da6c8c79137385f","observation_id":"2894696f-56d6-450c-957d-33407ede594d","resolution":{"observed_at":"2026-08-10T19:37:44.630456Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3485823","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.352022Z","title":"Towards a truly integrated vector processing unit for memory-bound applications based on a cost-competitive computational sram design solution,","venue":null,"work_id":"7ec73896-3279-45a8-8231-adf3c89525c3","year":2022},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.133526Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:948ff28bf76326dd62fa8f8a76a217eab301c0a9654658c531b7407226511150","observation_id":"9959b55a-4286-40d8-9ad0-f6a0e84e2ffc","resolution":{"observed_at":"2026-08-10T19:37:43.362315Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.611271Z","title":"Rc-nvm: Dual-addressing non-volatile memory architecture supporting both row and column memory accesses,","venue":null,"work_id":"79066142-7085-4848-bb79-35ed9ae9489c","year":2019},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.137914Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:b4e65fc1d8f47dd0d276bb73c82eb109d7af8e8724d014c4fd5b7acec077ad67","observation_id":"90c9f9ec-743d-4069-8cc9-fd7f6904215a","resolution":{"observed_at":"2026-08-10T19:37:44.616923Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.597158Z","title":"libjpeg-turbo","venue":null,"work_id":"75dec958-2997-4d7f-98e6-9e29d139014c","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.143192Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:01025e67562aa60759141822cc7b216c500f0c29198f8665a23e9c2c27a3bf27","observation_id":"26728b1c-2a59-4be2-8995-fc881bcd5d87","resolution":{"observed_at":"2026-08-10T19:37:44.601555Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.576005Z","title":"official png reference library","venue":null,"work_id":"690cdcd0-b014-45b9-9fdf-49ab7458ae84","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.147849Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:d13df1f3600971372a96e09311c41fdfb4c1acb5038a9918b740bf231cdf476b","observation_id":"348a1b1b-41a4-496f-bc5a-1ba6b752ee12","resolution":{"observed_at":"2026-08-10T19:37:44.580497Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.562216Z","title":"Webp codec","venue":null,"work_id":"86d4499a-b3a7-4daa-9a4f-2fa5a11e0088","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.151959Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:35d1eb6701af6b3d06f567531e1814648fe1297ab192fd3b02508d109d9d6ff0","observation_id":"78050c7a-3398-4c80-a72b-3eb3b45bafbe","resolution":{"observed_at":"2026-08-10T19:37:44.566874Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.548831Z","title":null,"venue":null,"work_id":"fdee3ff2-2d92-42bf-a948-636714043d46","year":2014},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.155953Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:88e0173356a2a08f2e1b2179518375dcfaf6f95b4af75911487413237522efd6","observation_id":"514d7f97-bdf4-4d46-a779-dce42dc8aef7","resolution":{"observed_at":"2026-08-10T19:37:44.552563Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1807.11164","last_updated":"2018-07-30T04:18:25Z","snapshot_observed_at":"2026-08-14T18:46:34.880368Z","submitted_at":"2018-07-30T04:18:25Z","title":"ShuffleNet V2: Practical Guidelines for Efficient CNN Architecture Design","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1807.11164","snapshot_observed_at":"2026-08-10T19:37:43.159939Z","title":"Shufflenet v2: Practical guidelines for efficient cnn architecture design,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.159939Z"},"links":{"cited_paper":"/paper/1807.11164","citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:6ec38abe83f119ab05b6e36fba9a6bd63c40e93ac862f060009292ec84191aa3","observation_id":"1de00e59-64d1-4400-b519-15de754c9a23","resolution":{"observed_at":"2026-08-10T19:37:43.159939Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.535530Z","title":"Vitruvius: And area-efficient risc-v decoupled vector accelerator for high performance computing,","venue":null,"work_id":"d5748c86-b05a-4fb0-864c-e9cf331bde3a","year":2021},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.164102Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:c670cc9a843ba861c9d5b1dd41d983b27598d09749fc21a66a9af109f984486d","observation_id":"18dbf44d-21a5-46cb-a8c5-f6d2ec1f1ad4","resolution":{"observed_at":"2026-08-10T19:37:44.539939Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.167917Z","title":"Vitruvius+: An area-efficient risc-v decoupled vector coprocessor for high performance computing applications,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.167917Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:10b7cb618a9c1a035185794ff32eb2b88574c98431f532e511e6134d0f9e8a8e","observation_id":"67e2165e-0df9-45bb-86dd-42030b6446c4","resolution":{"observed_at":"2026-08-10T19:37:43.167917Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.172259Z","title":"Cacti 6.0: A tool to model large caches,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.172259Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:7cef3cb2fcea20bd9ec988b9544086bda87298815ffc9876f7f19d1584dc00de","observation_id":"09485119-34c2-4427-99f9-bda59b20dc2a","resolution":{"observed_at":"2026-08-10T19:37:43.172259Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.177002Z","title":"Clblast: A tuned opencl blas library,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.177002Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:8e365c29f58f44e6feb835078f38c7ad6bb55b07cab23ec0884cd78492affc9b","observation_id":"92bd7319-5082-4827-880c-59b4893ac86c","resolution":{"observed_at":"2026-08-10T19:37:43.177002Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.498936Z","title":"Nvidia hopper architecture in-depth","venue":null,"work_id":"0014b03d-9b2b-44b5-b834-035f94569d45","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.181086Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:16e30265e346f7485e8556921ecf0725dfe233b5bc01fb7f451e6c1da69b56bf","observation_id":"1c8adef6-c452-4232-977d-75533b792e6a","resolution":{"observed_at":"2026-08-10T19:37:44.504352Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.486364Z","title":null,"venue":null,"work_id":"020591cd-51c8-4738-85ef-b9306a4459b8","year":2011},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.185451Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:2a42508a02996bc35f73045b0320035268b86500806507d732600e36c0fda504","observation_id":"dab0fc2c-82af-4404-9ca7-fbfe147aa8d4","resolution":{"observed_at":"2026-08-10T19:37:44.490470Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.471233Z","title":"Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation,","venue":null,"work_id":"52e81d2f-8f75-451e-b6f4-e83971d1e390","year":2021},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.189952Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:464cfba4ee2c113635ca2bdf542faaba74f81c682d5a0a6c4d010979f2967c67","observation_id":"8b991db6-ff4c-46bd-876c-51ad1e6e27e8","resolution":{"observed_at":"2026-08-10T19:37:44.477214Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.456777Z","title":"Hexagon npu sdk","venue":null,"work_id":"5cba50e4-b05b-4355-a9b8-ebf003416621","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.195038Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:52fca68776c29267c4a2d50c56e01075cf8b5c6f6a66199332fbf8d91e487c1d","observation_id":"4d5f05ea-9750-4a91-9964-16cc10152b1c","resolution":{"observed_at":"2026-08-10T19:37:44.461589Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.443810Z","title":"Introducing trepn profiler 6.0","venue":null,"work_id":"d8cdaf44-76e2-4f77-adaa-aff272973107","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.199915Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:16ab8913e0cf31439fcd8a57d2c517eefaba4232838ee6a3adb2be0b0d4edef0","observation_id":"ad318554-5fb4-4acf-9f67-60d8e7484f72","resolution":{"observed_at":"2026-08-10T19:37:44.448504Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.430275Z","title":"Snapdragon mobile platform opencl general programming and optimization guide","venue":null,"work_id":"a9bbfd3b-4325-4f93-b090-8d12d6f8d6d2","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.205097Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:9d27a818c05e7b2d4e52d51d6f49da1a6a80b7055912a86be8da419ea038b06a","observation_id":"b00fd15b-5852-4f5c-84a3-eeb78f552e50","resolution":{"observed_at":"2026-08-10T19:37:44.435069Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.416582Z","title":"Impala: Algorithm/architecture co-design for in-memory multi-stride pattern matching,","venue":null,"work_id":"8d69bdbf-94ee-40bf-8abd-eca8598d5451","year":2020},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.209498Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:723ff3333d41bf916b54a1e313bf8b631f760339e5d384a39c9e193d2dc4ee12","observation_id":"717610af-6169-4cc1-a07b-531f43004eae","resolution":{"observed_at":"2026-08-10T19:37:44.421673Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.214472Z","title":"Eap: A scalable and efficient in-memory accelerator for automata processing,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.214472Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:1c30e3344d842eb29a58dae3443bb9696f4205cbd745fb50c6f9421b7c15030b","observation_id":"091a4a8c-5942-4614-b7bf-743d09e537dd","resolution":{"observed_at":"2026-08-10T19:37:43.214472Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.401796Z","title":"Co-design for a64fx manycore processor and","venue":null,"work_id":"1186fcae-76b8-4227-9ff1-5347bdf3e92e","year":2020},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.218873Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:f8b27f5d3278d908609857ef370ff528eea3526c06282dcf958e05fb023a764b","observation_id":"681723e7-8e47-44ff-9487-661f9f849d36","resolution":{"observed_at":"2026-08-10T19:37:44.406849Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.380262Z","title":"An eight-core 1.44-ghz risc-v vector processor in 16-nm finfet,","venue":null,"work_id":"964c6175-ead0-4852-90cc-74f793806604","year":2021},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.224333Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:7ee54e24d7c8f73c1443d98f229c7f03a3e77466de3b8c34ce5b4551ced4707a","observation_id":"50f7a62d-7066-47e1-a1e1-77cc28307d10","resolution":{"observed_at":"2026-08-10T19:37:44.388916Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.359735Z","title":"Gather-scatter dram: In-dram address translation to improve the spatial locality of non-unit strided accesses,","venue":null,"work_id":"e19d3b1c-8de7-417b-b615-b4b77e945591","year":2015},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.229621Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:4786f3f1e61622bb0f0a578ea59c56ac1daaab348f48a387bf3149b078682377","observation_id":"26dfefec-7e52-4f38-8396-7ff890a2810d","resolution":{"observed_at":"2026-08-10T19:37:44.366966Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.342525Z","title":"Intelligence x280","venue":null,"work_id":"4e41bfed-40eb-404e-9baf-e8a25ebcd61c","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.234270Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:84b9b9c7310f2e86d58a3664cf86197d82234535688854521b1fcde06115cd63","observation_id":"0b588e81-f44c-402d-b4e8-2676df29cfa7","resolution":{"observed_at":"2026-08-10T19:37:44.347118Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.327753Z","title":"Performance p270","venue":null,"work_id":"043919de-38d2-4c50-a5b9-aff356dcb6c9","year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.238334Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:e2987338fc28409f817c876735ded2a62835fc3d5be3856004435afe7b601442","observation_id":"73582d46-075f-4df4-b2d3-9e02d5e621e4","resolution":{"observed_at":"2026-08-10T19:37:44.332650Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.310887Z","title":"Blade: An in-cache computing architecture for edge devices,","venue":null,"work_id":"fefe9d43-2224-490e-a335-5d011694ee67","year":2020},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.243768Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:7b1a296935eb84fec83e54b64b1a05575b6d1021899a8faf53c507f3b7429c6a","observation_id":"d48bec03-accd-4263-912c-48ab426c09c6","resolution":{"observed_at":"2026-08-10T19:37:44.317051Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.280507Z","title":"The arm scalable vector extension,","venue":null,"work_id":"da90edc9-dee3-4f83-8a3a-ae3e30f2eade","year":2017},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.248570Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:44fb1d9d64cbec3dc0f3defc8a8e2cde3ca2b55c159251d24864dac976a983e2","observation_id":"17407cbc-dcf2-4215-a2da-cfd5017e7dcd","resolution":{"observed_at":"2026-08-10T19:37:44.287046Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.253119Z","title":"Scaling equations for the accurate prediction of cmos device performance from 180nm to 7nm,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.253119Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:3e796a29faf55723fb9364e1babe8ea0fb1730c0e46553ca7988edc0c528eaef","observation_id":"7cab821f-a0a6-4660-af53-145c0c1ab24b","resolution":{"observed_at":"2026-08-10T19:37:43.253119Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.258221Z","title":"Cache automaton,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.258221Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:1c0a9b9810c0ca079203c07b33fedd9c56256681a05ffa7e0aeb31c011828d29","observation_id":"50d89489-805f-4690-95d9-aaf25f192bf2","resolution":{"observed_at":"2026-08-10T19:37:43.258221Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.263750Z","title":"Overview of the high efficiency video coding (hevc) standard,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.263750Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:c70a018ef925360ae1c27e52b66d9fc0607a659a06fc302fba4bc1dfb622869e","observation_id":"1447e71d-5efb-4916-b63b-98e46b896954","resolution":{"observed_at":"2026-08-10T19:37:43.263750Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.241607Z","title":"big.vlittle: On-demand data-parallel acceleration for mobile systems on chip,","venue":null,"work_id":"ae6621dd-e065-44e4-a3b1-00b1330c4507","year":2022},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.269520Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:fbfd59b97da5974ba006a22c983665329c984dbf5c003bd8584091e1b39551b7","observation_id":"6f77c11c-3131-4fc6-8327-355a212887ff","resolution":{"observed_at":"2026-08-10T19:37:44.246200Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.225971Z","title":"Bottlenecks in multimedia process- ing with simd style extensions and architectural enhancements,","venue":null,"work_id":"3192be81-f84d-4239-9ed2-dd982360f119","year":2003},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.275535Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:8c19675fdb8aff75698b88a9379d907978ea861e5be718b2bb1fc673812f4d0f","observation_id":"02861026-873f-4fb6-8d6a-01b6dbd4f3b0","resolution":{"observed_at":"2026-08-10T19:37:44.231640Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"4284.29737","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.574254Z","title":"Kvazaar: Open-source hevc/h.265 encoder,","venue":null,"work_id":"7293e92c-0ae9-40be-b885-91703c4fcc0a","year":2016},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.279779Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:ecb0b00e0ee7049df4b39384bba3307502ad6a30138c41972bad5c1b847e04b4","observation_id":"f599b7f3-1e82-465a-a400-1e906c271720","resolution":{"observed_at":"2026-08-10T19:37:43.581030Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.210930Z","title":"Bit prudent in- cache acceleration of deep convolutional neural networks,","venue":null,"work_id":"0e068db3-bfe6-47ba-bea1-b5dedf397bd5","year":2019},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.288372Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:64420fd6cf8a8b7782dbe1e9ba11b1efb58fc679eafdf54da652d62f33b93adb","observation_id":"acd12ad0-24fe-45b1-b81d-d73f1a8e825b","resolution":{"observed_at":"2026-08-10T19:37:44.216367Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.193845Z","title":"Pumice: Processing-using- memory integration with a scalar pipeline for symbiotic execution,","venue":null,"work_id":"9029247a-545d-4e3a-8d4c-1b149b874ced","year":2023},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.300408Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:a05c4250c1c92fbe1f91f21065318bebcc945a43b2d3f6d3377fb2442f10c730","observation_id":"c322d9f0-1dbc-4472-8794-4e31edf61f14","resolution":{"observed_at":"2026-08-10T19:37:44.199783Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"1437.35396","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:43.472418Z","title":"Sealer: In-sram aes for high-performance and low-overhead memory encryption,","venue":null,"work_id":"2c989157-19ee-4d66-8b1f-af281e9b5a8b","year":2022},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.305943Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:dc96b0d3668b5dc7919f840102010296e5e9d241d7169e010e39decfae27eb60","observation_id":"e93cdb1a-cf15-45bd-88e2-8bb177fd6ed9","resolution":{"observed_at":"2026-08-10T19:37:43.480741Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2019.29081","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:37:44.016212Z","title":"Available: https://doi.org/10.1109/MM.2019.2908101","venue":null,"work_id":"2a414145-d2ce-4a2f-8ac8-630031477350","year":2019},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:43.010891Z"},"links":{"citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:c1d67fad40238ab390a7151603876c4b104f64e4df95c16832b9ba9b07f06e31","observation_id":"20b47f9b-3111-4bff-a79b-c0ea41b7c636","resolution":{"observed_at":"2026-08-10T19:37:44.023956Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2107.07169","last_updated":"2021-07-15T07:36:01Z","snapshot_observed_at":"2026-08-16T18:09:53.194953Z","submitted_at":"2021-07-15T07:36:01Z","title":"Arrow: A RISC-V Vector Accelerator for Machine Learning Inference","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2107.07169","snapshot_observed_at":"2026-08-10T19:37:42.929791Z","title":"Available: https://arxiv.org/abs/2107.07169","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing","version":1},"reference_index":2021,"source":"pdf_text","source_observed_at":"2026-08-10T19:37:42.929791Z"},"links":{"cited_paper":"/paper/2107.07169","citing_paper":"/paper/2501.09902"},"observation_digest":"sha256:39a954d1c4e9ddc22ec514ea34b5b59285a19f42c21c88c3fc55cb99f1238cfa","observation_id":"bb9f8958-9713-487f-8eb0-a679483971c5","resolution":{"observed_at":"2026-08-10T19:37:42.929791Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2501.09902","last_updated":"2025-01-17T01:24:12Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-18T02:53:17.033215Z","submitted_at":"2025-01-17T01:24:12Z","title":"Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing"},"reference_resolution":{"displayed":89,"state_counts":{"malformed_identifier":0,"metadata_mismatch":3,"parse_uncertain":0,"unresolved":25,"verified_exact":1,"verified_fuzzy":60},"total_outbound_references":89},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"thesis":"As of 24 August 2026, this Paper Citation Record lists 89 of 89 outbound references and 0 inbound Pith citation observations for arXiv:2501.09902."}