{"as_of":"2026-08-11T14:42:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:12756b08c6d7abebbbabf24f2d84069ec79ab503cac229ae56da025d6dc05b4b","coverage":[{"denominator":33,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":33,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-09T20:05:14.917499Z","state":"measured"},{"denominator":33,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":33,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-11T06:34:44.6726+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2502.00147/citation-record","integrity":"/paper/2502.00147/integrity","json":"/paper/2502.00147/citation-record.json","paper":"/paper/2502.00147"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:16.018760Z","title":null,"venue":null,"work_id":"53d50202-3f8d-4d4c-8904-00b57390ac66","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.814792Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:a63cfe62266dcbef34a6ee1e59b071f2f5d3e6f5390a0a44255b281edecd3874","observation_id":"bf6e86b5-1b8c-4d23-a129-1ea6076c6c58","resolution":{"observed_at":"2026-08-09T20:05:16.023459Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:16.007656Z","title":null,"venue":null,"work_id":"b3bdf4f3-3c04-4173-8312-a73618096da9","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.819406Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:82c5b75e47c08b57e79a91169be1a4945007cf4b73437f8b14d0c13923b69a20","observation_id":"36d0d32e-1e2b-4d8a-af74-121aff8118c7","resolution":{"observed_at":"2026-08-09T20:05:16.011390Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.997796Z","title":null,"venue":null,"work_id":"895a82e2-c6fb-4619-b061-af8b25f70f76","year":2017},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.822849Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:8f59968f43300d0faf9253b8c080980a18ca282fc7505b2612032e2ff01a6486","observation_id":"a129195c-af95-48be-b3a7-d3e6f4a8a91a","resolution":{"observed_at":"2026-08-09T20:05:16.001590Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.989100Z","title":null,"venue":null,"work_id":"1830a822-801c-4d3d-b12f-8271cf730879","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.827102Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:71ce323d2323aecfcb1a0c3b31843c71935e3f5a077008d3372e69a97457069a","observation_id":"9799fdeb-c241-45e9-8434-6c96f3aa16c9","resolution":{"observed_at":"2026-08-09T20:05:15.992368Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.980169Z","title":null,"venue":null,"work_id":"9baa9ae4-b97f-4639-a4d2-78786444d45c","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.830420Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:2e31b2111bed3e2037bb2c6d97db97583139ab15fcf64bfbdd67259864394e0b","observation_id":"4cb34500-370c-4ba4-bac1-c94b44c2403a","resolution":{"observed_at":"2026-08-09T20:05:15.983729Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.971976Z","title":null,"venue":null,"work_id":"d6c1f2eb-332e-4fe1-9f5f-a18cc12232b3","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.833704Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:1e1bda8c15b09c07ddde57adb3d5a8b294b385320728bcd357f3f45f32cf1b53","observation_id":"1c848adb-0372-4fc6-95d2-c7e3fbaaf5ee","resolution":{"observed_at":"2026-08-09T20:05:15.974617Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.964250Z","title":null,"venue":null,"work_id":"38b76060-b244-46e6-bfd4-3ef4546535ec","year":2025},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.836958Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:2ab637bba27bf7db1b288c1b83739c70941004f4454fc8d1b266286d17a985a3","observation_id":"a48447f6-f6d6-4d2e-a846-baa7762bedf5","resolution":{"observed_at":"2026-08-09T20:05:15.967034Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.955128Z","title":null,"venue":null,"work_id":"64306a01-3013-47ec-94da-fb1441ce0729","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.840195Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:92018e0fdfc7314765dd8e5ab60327842668dc88acbcb7bfe49e98edeb6c1fc7","observation_id":"1956e785-c1ee-419c-88f1-b566492e0f9e","resolution":{"observed_at":"2026-08-09T20:05:15.958725Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.849324Z","title":"Note that in general, this does not mean geometric symmetry in the representation matrix of read-port-count reduction schemes","venue":null,"work_id":"f295a19e-ec0e-47e0-81f2-7e5966337b15","year":2025},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.843435Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:58ff50e46b078e91562b09668ef7a2463a69f33bca45c5b09dc2cb9fb240ad19","observation_id":"00f42002-29d3-478d-99b2-b9712b351fe3","resolution":{"observed_at":"2026-08-09T20:05:15.853000Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.840548Z","title":null,"venue":null,"work_id":"12b6bfe6-2b25-4255-b84f-1a5e6402e711","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.847019Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:006ac2b64679f5b57ba7f10a9e73f9acb4d4baca6399e6ecefa97752b56ed089","observation_id":"ef7332d6-f387-413a-9f9a-d578bf32f61d","resolution":{"observed_at":"2026-08-09T20:05:15.843764Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.830911Z","title":null,"venue":null,"work_id":"220c7f0f-0b65-4948-a8a9-2b29d6f7c1b5","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.849964Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:797aa6ff36e8b865b3de48bfcb98b4dfa2ccef949d97fbc0d3dc4a011c33009a","observation_id":"a7298b88-c5ad-46f6-b54a-7270316716a5","resolution":{"observed_at":"2026-08-09T20:05:15.834741Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.821613Z","title":"Thus, t he complete heuristic algorithm for constructing efficient uniform symmetric read -port-count reduction schemes consists of the following stages:","venue":null,"work_id":"84268a43-0097-4197-a9a1-b117078e6369","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.853116Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:aff4d54ac203824afb44339130bd47b7bf8f1b6059e47232a863a0bdad48a475","observation_id":"5c88fd47-18c3-41cd-bd88-afd6a6901906","resolution":{"observed_at":"2026-08-09T20:05:15.825301Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.812774Z","title":null,"venue":null,"work_id":"54ae5336-fa9f-4f02-9ee1-f7b0c121a5ca","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.856122Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:6d64d163fbd70a3be605d468defec2aff9a5e55aa0e6c417a7a5f5e9731d4e5a","observation_id":"e0a66bd1-2387-4a7f-8403-307e4e68d0c4","resolution":{"observed_at":"2026-08-09T20:05:15.816092Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.803062Z","title":null,"venue":null,"work_id":"5f064c79-4fcd-462c-bd56-e42f228fc230","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.859026Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:9a0c4f102ec327b869b1f440cb521931f5728137ff8cbd19b20e069d4734ccf6","observation_id":"16f04114-e5c1-423d-a62d-9db7a5dc9a69","resolution":{"observed_at":"2026-08-09T20:05:15.806405Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.793414Z","title":"Using the proposed heuristic algorithm, uniform symmetric read -port-count reduction schemes were constructed for the number of functional connections 1, 2, and 4","venue":null,"work_id":"6dfacaeb-752d-48f2-83a1-fa0f51aef252","year":null},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.862000Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:d86c7fb20c4fa10087a25e498e2b61bd8d360979d726d04fd6a0afc05e360283","observation_id":"8694c71c-0dc1-43ff-a392-5360752b1345","resolution":{"observed_at":"2026-08-09T20:05:15.797186Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/micro.2010.43","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Register c ache system not for l atency reduction purpose,","venue":null,"work_id":"f67d5880-6240-4db5-a412-d0709d0e8b10","year":2010},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.865122Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:e46d901f43e76ab87d268c29e9fdaa41f8f470bb667da1977125ec133eac56a0","observation_id":"7b128760-0fdf-4d35-bba5-7b3484bbd42b","resolution":{"observed_at":"2026-08-09T20:05:15.004466Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.749375Z","title":"Register organization for media processing,","venue":null,"work_id":"7736b8a7-ae73-42ea-b76f-fa3e8492dc70","year":2000},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.868458Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:7cf8c11789589d4dd91e248318f49aff491f3934051de9bda7ac8cb33fabe9f5","observation_id":"e702bb30-a014-4cce-b547-58a199bf4bb6","resolution":{"observed_at":"2026-08-09T20:05:15.752671Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.785699Z","title":"Cacti 5.1 ,","venue":null,"work_id":"7713dc57-e08d-4d19-9036-818aba6ef87a","year":2008},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.871506Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:e5a97f6bea58b472a8b1a457b92f52dee5eb26ee3023ffa46d9a4fc424c67666","observation_id":"7def7fd2-5411-41cb-9239-e3580608a764","resolution":{"observed_at":"2026-08-09T20:05:15.788374Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1002/cpe.3906","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"A Survey of Techniques for Designing and M anaging CPU Register File,","venue":"Concurrency and Computation Practice and Experience","work_id":"90599b68-7cc0-4cf9-b14d-2722151bcff8","year":2017},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.874248Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:d0c2531c26c1d7733f8abc595f55c6ef8ae8bf36119da710ab1afdb93774bed8","observation_id":"5dd5877b-f25e-4f4a-85ad-58493d5c8872","resolution":{"observed_at":"2026-08-09T20:05:14.994592Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/vlsi.design.2009.29","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Exploring the l imits of p ort reduction i n centralized register files,","venue":null,"work_id":"268c8adc-8761-4cdc-b1a9-df0096be0a57","year":2009},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.877407Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:e60e91af0488e5996da4602b5bc40abebb62c9efdb8d6c67deb8b100c91ea97a","observation_id":"773851f6-dca6-4289-8d85-0282696ce69b","resolution":{"observed_at":"2026-08-09T20:05:14.984317Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.568177Z","title":"Reducing the complexity of the register file in dynamic superscalar processors,","venue":null,"work_id":"37ee6c92-5b89-4798-98e2-9561a57a8c40","year":2001},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.880271Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:1fa52ad57d3bd2382453b998b8f9d830f8eceb6657e3b842198f9316183cf59b","observation_id":"109fb4d4-f642-4e04-b88a-7a24d2c92f5b","resolution":{"observed_at":"2026-08-09T20:05:15.572359Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.413901Z","title":"Hierarchical registers for scientific computers,","venue":null,"work_id":"265734eb-4f0a-4e28-8472-a222070532a0","year":1988},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.883308Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:5b44549b52f6c7bad798b9816b918fbf065194ab382027c45995d7b4f5f541f2","observation_id":"f66e8e91-19de-41ea-b289-d6f481ee71c0","resolution":{"observed_at":"2026-08-09T20:05:15.417737Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.777514Z","title":"Multiple - banked register file architectures,","venue":null,"work_id":"2009f11a-a1c9-4173-9b82-99ccc0d5b9d8","year":2000},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.886369Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:58343d37d2c8db938d8486d529450d12ad735870f1cfdb1b88df1ecba6f4347f","observation_id":"61f05c56-5a9e-41ef-82ad-fbe67f94802e","resolution":{"observed_at":"2026-08-09T20:05:15.780166Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/vlsid.2007.58","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Customization of Register File Banking Architecture for Low Power,","venue":null,"work_id":"16b9cbb2-dcb5-41e7-9021-6d74eb57a1d8","year":2007},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.889608Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:3ee0493ac58213970075ebb8b845c36e21a11837a0324567ca00d0ffa9025e1e","observation_id":"fc5b7c08-5ed8-4340-bc18-0f6d85c3df0e","resolution":{"observed_at":"2026-08-09T20:05:14.974802Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/isvlsi.2007.27","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Asymmetrically Banked Value-Aware Register Files,","venue":null,"work_id":"d1c36e1b-4ed4-45d6-bec5-9eb0176fad02","year":2007},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.892518Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:2356dc9550403f3953686dd0fc9fbac1c6be61587062a07892e8a39b8afed8d3","observation_id":"a704f771-926f-44da-9c21-5ae2c85d3d80","resolution":{"observed_at":"2026-08-09T20:05:14.965147Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2004.13479","last_updated":"2020-04-25T09:20:06Z","snapshot_observed_at":"2026-07-06T09:15:51.648333Z","submitted_at":"2020-04-25T09:20:06Z","title":"Scale-free Linear Observer-based Protocol Design for Global Regulated State Synchronization of Homogeneous Multi-agent Systems with Non-introspective Agents Subject to Input Saturation","version":1},"cited_work":{"arxiv_id":"2004.13479","doi":null,"metadata_source":"pith","pith_arxiv_id":"2004.13479","snapshot_observed_at":"2026-08-09T20:05:15.220511Z","title":"Scale-free Linear Observer-based Protocol Design for Global Regulated State Synchronization of Homogeneous Multi-agent Systems with Non-introspective Agents Subject to Input Saturation","venue":"eess.SY","work_id":"265b4896-46fa-45e2-abb5-35045a5461cc","year":2020},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.895591Z"},"links":{"cited_paper":"/paper/2004.13479","citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:25aa05cf270bf274ca4b3eeaf6c70dacfeecc7b53971e9f84323d09b49cce9bd","observation_id":"f9543c93-45b2-423f-8141-0cc201faf57e","resolution":{"observed_at":"2026-08-09T20:05:15.224369Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2003.12408","last_updated":"2024-10-10T13:55:55Z","snapshot_observed_at":"2026-07-06T09:07:49.229343Z","submitted_at":"2020-03-27T13:31:49Z","title":"On the role of surrogates in the efficient estimation of treatment effects with limited outcome data","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2003.12408","snapshot_observed_at":"2026-08-09T20:05:14.898983Z","title":"Energy efficient asymmetrically ported register files,","venue":null,"work_id":null,"year":2003},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.898983Z"},"links":{"cited_paper":"/paper/2003.12408","citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:c539b14277ca74c9ddf50ff24662c0efac04aef67124130ca50e9680eced1129","observation_id":"54360466-bfb4-4898-b67f-50109509f73e","resolution":{"observed_at":"2026-08-09T20:05:14.898983Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/1596510.159","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:14.952728Z","title":"Energy-efficient register caching with compiler assistance ,","venue":null,"work_id":"9453a2ac-1118-4919-a411-09b2c8307405","year":2009},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.902486Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:4f0a224674caae022a505122636cc04df255558b8fd2ff361a5125f2f1625223","observation_id":"48b7a04d-f8f1-4e56-9222-4d9d555fa5b3","resolution":{"observed_at":"2026-08-09T20:05:14.955770Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2004.13107","last_updated":"2020-04-27T19:13:09Z","snapshot_observed_at":"2026-08-10T19:47:43.844522Z","submitted_at":"2020-04-27T19:13:09Z","title":"Identity Management on Blockchain -- Privacy and Security Aspects","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2004.13107","snapshot_observed_at":"2026-08-09T20:05:14.905661Z","title":"Use -based register caching with decoupled indexing,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.905661Z"},"links":{"cited_paper":"/paper/2004.13107","citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:76ad2b28a14a02fe3486ff9d19135a1c281824650a560e78a623f0b0ef1d46b9","observation_id":"6de485d0-a9e4-47f1-8c68-9a3729e0eec2","resolution":{"observed_at":"2026-08-09T20:05:14.905661Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.769000Z","title":"Caching physical register file in a modern superscalar microprocessor,","venue":null,"work_id":"13ea4f83-8012-4b0f-be91-4ad5ac2ad5bb","year":2018},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.908832Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:811bb14e68f16e434c927da0e2b291641958eda9954af176a173c81ea7f09454","observation_id":"537c3f30-0585-4463-90dc-2cea90e66057","resolution":{"observed_at":"2026-08-09T20:05:15.772251Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/2533397","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Shared-port register file architecture for low -energy VLIW processors ,","venue":"ACM Transactions on Architecture and Code Optimization","work_id":"65cdefc3-1319-4ae9-873e-94fe9c746da0","year":2014},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.911750Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:69893e2a3e238324791d920f5563a62300df5a7e2968242f198eeb9326074bca","observation_id":"8a16a881-fc18-4e8a-8162-b909218db9d8","resolution":{"observed_at":"2026-08-09T20:05:14.947022Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.191713Z","title":"SPEC CPU2017: Next -Generation Compute Benchmark,","venue":null,"work_id":"a8b9427c-0eba-4a0c-a1ce-27d6cd9b3796","year":2018},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.914740Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:4d3ac873e074c98dd63df5778fb36087fc210644444c1b6de6e9112df154bfd3","observation_id":"0e8c0013-506e-4709-a207-d890d3a1e011","resolution":{"observed_at":"2026-08-09T20:05:15.195722Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T20:05:15.758573Z","title":"Digital Circuit Analysis and Design,","venue":null,"work_id":"2f84f9d0-b8c2-4663-b127-b903e0a51194","year":1995},"citing_paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-09T20:05:14.917499Z"},"links":{"citing_paper":"/paper/2502.00147"},"observation_digest":"sha256:9bc36e063b7854d0d5a251cfb8cd10c51ac83479fbb1fb67561fc81de5b972e8","observation_id":"b530b6ca-cf9c-4152-85ba-6db3e6614539","resolution":{"observed_at":"2026-08-09T20:05:15.762008Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2502.00147","last_updated":"2025-01-31T20:08:11Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-10T19:48:16.087242Z","submitted_at":"2025-01-31T20:08:11Z","title":"Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor"},"reference_resolution":{"displayed":33,"state_counts":{"malformed_identifier":0,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":14,"verified_exact":11,"verified_fuzzy":7},"total_outbound_references":33},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"thesis":"As of 11 August 2026, this Paper Citation Record lists 33 of 33 outbound references and 0 inbound Pith citation observations for arXiv:2502.00147."}