{"as_of":"2026-08-14T21:14:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d59d7ca8ff08b2f67fd31c2f4e961c6958a1370a22240c0316b94731d574ca7d","coverage":[{"denominator":39,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":39,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-09T15:19:46.644542Z","state":"measured"},{"denominator":39,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":39,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-14T06:32:32.682623+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2502.01449/citation-record","integrity":"/paper/2502.01449/integrity","json":"/paper/2502.01449/citation-record.json","paper":"/paper/2502.01449"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.579840Z","title":"Bunch of Wires (BoW) PHY Specification,","venue":null,"work_id":"b1d96404-7b09-4e28-9898-b73f0e82dd0f","year":null},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.460489Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:482871368070807c642e05633eb0604392874bd722050cf4050733003c4a07df","observation_id":"72c704fc-6998-4c26-97a1-d44ddd1869d1","resolution":{"observed_at":"2026-08-09T15:19:47.603629Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.529178Z","title":"Bunch of wires: An open die-to-die interface,","venue":null,"work_id":"a08114dc-42b1-4f7e-a136-cf7fa6339f87","year":2020},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.466167Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:01ce800ede89e9908be78aed5b77d67f90cf80056069c6a83b5e485d5d31b5e6","observation_id":"eaee8db7-6f1b-409d-9cc5-a8b3881b819b","resolution":{"observed_at":"2026-08-09T15:19:47.551587Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.481419Z","title":"Reliability evaluation of a cowos-enabled 3d ic package,","venue":null,"work_id":"4620578b-70cc-4826-a22d-82b5ffd9d3c0","year":2013},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.470905Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:d7e23093c616c1a47dd895d189d4778191392fb27066b29bc1059766e79d620c","observation_id":"0f35701c-bf89-425d-8603-41803ddc81e9","resolution":{"observed_at":"2026-08-09T15:19:47.501713Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.432771Z","title":"Kite: A family of heterogeneous interposer topologies enabled via accurate interconnect modeling,","venue":null,"work_id":"175830a8-a013-47ac-91d6-91747ce69228","year":2020},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.476149Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:9c0528b39519861b8788af91d434571911531d1525c885275e16f3b658282e36","observation_id":"d53f346c-9f3e-40c8-87ba-3ed1f311cea8","resolution":{"observed_at":"2026-08-09T15:19:47.443091Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.480965Z","title":"The parsec benchmark suite: Characterization and architectural implications,","venue":null,"work_id":null,"year":2008},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.480965Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:7773fa588c862836210c7b99cd0efbd6faec3a94516f64026997a1c928312301","observation_id":"98a1e60e-19c0-4e5d-9e59-cda756bf4047","resolution":{"observed_at":"2026-08-09T15:19:46.480965Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.405089Z","title":"High-speed perfor- mance of silicon bridge die-to-die interconnects,","venue":null,"work_id":"78ad4fc3-e82c-4d3b-9525-f336ed415a5b","year":2011},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.485876Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:57b69f1588078730c6565a5b502fffef665f70177f99b0645ee311f474f0772b","observation_id":"27789629-a261-40a6-9d8b-da3c47c752ae","resolution":{"observed_at":"2026-08-09T15:19:47.409839Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.388208Z","title":"Chiplet placement for 2.5 d ic with sequence pair based tree and thermal consideration,","venue":null,"work_id":"74a1f8cf-fb8f-4200-a578-3a90cd50780c","year":2023},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.490665Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:8a9e278fd86340ea5bb9f941affe281a7aaaf8fde35c5a533901eda84f297b94","observation_id":"517ae5af-e004-4b0a-902e-b73e101a8ed9","resolution":{"observed_at":"2026-08-09T15:19:47.393904Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.352257Z","title":"Cross-layer co-optimization of network design and chiplet placement in 2.5-d systems,","venue":null,"work_id":"e4094067-0142-45a3-b449-20b42a1ab055","year":2020},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.497143Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:04c31d29009a6a31095fa7ebe16f53c0a9983490e9b471b990cae70b14fbb6d7","observation_id":"729fef6a-4929-4491-8a9f-8d2e2ebdcbc7","resolution":{"observed_at":"2026-08-09T15:19:47.357888Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.337400Z","title":"A cross-layer methodology for design and optimization of networks in 2.5 d systems,","venue":null,"work_id":"1a05a1d2-c8cf-4633-8f40-bc7c1d0fb642","year":2018},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.502087Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:57be83d27adc0038f0794128ebecbf95ca02b2e12fe549a3b319efda0f0ad4ed","observation_id":"7a05417d-8ff7-4fbd-a3c8-e180ba0db83f","resolution":{"observed_at":"2026-08-09T15:19:47.342078Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.322074Z","title":"Active interposer technology for chiplet- based advanced 3d system architectures,","venue":null,"work_id":"d5630bd5-3fd8-41bd-83b8-9f5181344d69","year":2019},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.506741Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:329cd74d30f02346735f1ebaa27f6e41c07c4a7c2a3079ab2028b891abeb2e62","observation_id":"554eea0e-8c27-4acc-951a-79e406808bbd","resolution":{"observed_at":"2026-08-09T15:19:47.326999Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.306786Z","title":"Leveraging thermally-aware chiplet organization in 2.5 d systems to reclaim dark silicon,","venue":null,"work_id":"15dc7c73-1887-452f-92b8-bd2fc1054869","year":2018},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.511328Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:a33bd57d4c940701fea87a0f3b8d4833b0f7af1070ae9484d9e233488541e2c4","observation_id":"13b20059-79fb-4f39-a714-18b7f8d565b1","resolution":{"observed_at":"2026-08-09T15:19:47.311844Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.291882Z","title":"Dataflow- architecture co-design for 2.5 d dnn accelerators using wireless network- on-package,","venue":null,"work_id":"5c28dd5f-2ded-4108-868b-122e0b12fa98","year":2021},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.516338Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:84ba49214c4bf842072d2990fa8b5a74f08a176ee7bce82d9796ee28354f6a7d","observation_id":"82355463-8b50-4147-b422-f87059c7556c","resolution":{"observed_at":"2026-08-09T15:19:47.296653Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.275545Z","title":"Netraces v1.0 (A collection of network traces with dependency information)","venue":null,"work_id":"e8f5f631-13d5-44be-a563-f942ff8457e0","year":null},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.521166Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:51d0541c7c57a7f4fe02fef93035c94eac1b83d63fd5d21edec5f7ee86534b1c","observation_id":"dbb68428-9396-4686-98bc-ac87e4939118","resolution":{"observed_at":"2026-08-09T15:19:47.280823Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.260302Z","title":"Netrace: dependency-driven trace-based network-on-chip simu- lation,","venue":null,"work_id":"8b089c3c-18f8-4214-b780-3644985a35bf","year":2010},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.526744Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:1251ace4036ad87e113d6c93782fd0104c437bb772db1eb40717c08e4cf559ff","observation_id":"ece01438-d3ba-4279-b772-18473a4a0b29","resolution":{"observed_at":"2026-08-09T15:19:47.264923Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.230971Z","title":"Netrace: Dependency-tracking traces for efficient network-on-chip experimentation,","venue":null,"work_id":"1565f5a2-db1c-4618-ae4b-50e56d2e39f0","year":2011},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.531238Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:9abff6144d4fd7ff5373a8b77277c15376906f6ef019dec3283d5dac430de710","observation_id":"09b82dfe-d435-431a-8e91-a7cdf810eba6","resolution":{"observed_at":"2026-08-09T15:19:47.249236Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.170703Z","title":"Multiple chip planning for chip-interposer codesign,","venue":null,"work_id":"8193595e-4a7d-4d0a-b25f-07d31cfc670e","year":2013},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.535871Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:fdc8e3d32a8492bec23f84bce32a01be0f631f678b1dcd8692c2b1d30d61bacb","observation_id":"08978566-b670-4200-b718-6f01e70f65af","resolution":{"observed_at":"2026-08-09T15:19:47.187411Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.05784","last_updated":"2024-11-27T15:19:38Z","snapshot_observed_at":"2026-08-14T21:00:46.446617Z","submitted_at":"2024-07-08T09:47:35Z","title":"Hecaton: Training Large Language Models with Scalable Chiplet Systems","version":2},"cited_work":{"arxiv_id":"2407.05784","doi":null,"metadata_source":"pith","pith_arxiv_id":"2407.05784","snapshot_observed_at":"2026-08-09T15:19:46.732096Z","title":"Hecaton: Training Large Language Models with Scalable Chiplet Systems","venue":"cs.AR","work_id":"081c37c4-d026-46c3-a518-2cf248813759","year":2024},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.540297Z"},"links":{"cited_paper":"/paper/2407.05784","citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:caa89f741227c1ef8668d5d28e489d2fc32ee07b5c94e820bf312860fb2b0859","observation_id":"9aae2024-7b38-425b-9b00-c1e325e0eb3f","resolution":{"observed_at":"2026-08-09T15:19:46.737146Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2211.13989","last_updated":"2023-10-08T14:27:34Z","snapshot_observed_at":"2026-08-13T13:34:54.799497Z","submitted_at":"2022-11-25T09:54:02Z","title":"HexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement","version":4},"cited_work":{"arxiv_id":"2211.13989","doi":null,"metadata_source":"pith","pith_arxiv_id":"2211.13989","snapshot_observed_at":"2026-08-09T15:19:46.708955Z","title":"HexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement","venue":"cs.AR","work_id":"70941cec-171b-4f2b-9db7-59da5151a659","year":2022},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.545208Z"},"links":{"cited_paper":"/paper/2211.13989","citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:530dbfa347a79ecceb234305538239b452441bca8d7a49dbb25ccae7239f73ba","observation_id":"8e741791-c811-40cc-b7af-55748b5e118b","resolution":{"observed_at":"2026-08-09T15:19:46.714968Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.097481Z","title":"Rapidchiplet: A toolchain for rapid design space exploration of chiplet architectures,","venue":null,"work_id":"b0c459fc-99d0-4750-bc0c-074e51ba7e9e","year":2023},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.550360Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:706f25bd183f924b694c2defefc0141664f6e3a2437f31810d0a8d16c63e6fe3","observation_id":"2923ed87-c926-4478-8b18-4f86458f005f","resolution":{"observed_at":"2026-08-09T15:19:47.132084Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.062191Z","title":"A detailed and flexible cycle-accurate network-on-chip simulator,","venue":null,"work_id":"8e00d87c-2164-4c3a-ab38-84db9866fe43","year":2013},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.555081Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:b040b36e256b972880ad9ff772e5b239df62520bc13de4fe0d3c3929fd5e2e29","observation_id":"81bd0cd7-5e88-4e3a-8f42-e34e2d7922b8","resolution":{"observed_at":"2026-08-09T15:19:47.067143Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.046191Z","title":"Enabling interposer-based disintegration of multi-core processors,","venue":null,"work_id":"a056a93c-9ff4-43cb-bbd0-4c5887605f55","year":2015},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.559760Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:fec01dc2141f0bd233757fb6403eb378b9f605b14b05b521e45241a2da84e55a","observation_id":"adf96a5e-1c18-4914-9964-69e9244fb8b6","resolution":{"observed_at":"2026-08-09T15:19:47.051472Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.030458Z","title":"Silicon vs. organic interposer: Ppa and reliability tradeoffs in heterogeneous 2.5 d chiplet integration,","venue":null,"work_id":"39594c8f-5941-4a15-8707-72bde36b40b0","year":2020},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.564541Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:854b59c7778749dbe183ded4f3ea78d5542ff9f3c4eca54b6253d1d22a758693","observation_id":"dd2cee1a-2cf8-4927-a1e5-f9c2f1272444","resolution":{"observed_at":"2026-08-09T15:19:47.035608Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.04890","last_updated":"2024-04-01T02:45:41Z","snapshot_observed_at":"2026-08-14T17:00:35.684872Z","submitted_at":"2023-08-09T11:41:56Z","title":"CiFHER: A Chiplet-Based FHE Accelerator with a Resizable Structure","version":3},"cited_work":{"arxiv_id":"2308.04890","doi":null,"metadata_source":"pith","pith_arxiv_id":"2308.04890","snapshot_observed_at":"2026-08-09T15:19:46.682498Z","title":"CiFHER: A Chiplet-Based FHE Accelerator with a Resizable Structure","venue":"cs.AR","work_id":"97b2f794-e8a6-4cfe-aad1-440ac59116a6","year":2023},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.569176Z"},"links":{"cited_paper":"/paper/2308.04890","citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:5d643defe1b5e2203f68650b7c85965d71ce5babb22dcccd164274f85baa9ca4","observation_id":"7c124001-c26e-458a-8db5-ef25795d2fd4","resolution":{"observed_at":"2026-08-09T15:19:46.690595Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:47.013969Z","title":"Chiplet heterogeneous integration,","venue":null,"work_id":"06cc19bb-1c0b-4193-81c3-f91c4da02766","year":2021},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.573897Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:27876b55f00768465ec37aea2cbaa9248ffed0dc9913a71b2a88df68d19f91f7","observation_id":"b0298bc1-344f-4b04-8918-40a599be0232","resolution":{"observed_at":"2026-08-09T15:19:47.018847Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.997790Z","title":"Multi- die integration using advanced packaging technologies,","venue":null,"work_id":"af0b7b68-211c-4671-9846-c32759464c97","year":2020},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.578483Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:0f266da15d0404c3076261968a1e01e2629b961939a42e06b9aaac1bb5a66385","observation_id":"99f8c111-1b20-4a3a-ab04-7196a684f9c2","resolution":{"observed_at":"2026-08-09T15:19:47.002817Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.982414Z","title":"Chiplet heteroge- neous integration technology-status and challenges,","venue":null,"work_id":"0ae9310e-99e5-4111-a0f9-bcd8b55f69b5","year":2020},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.582865Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:26e1192f91bd9781044dd6d78442f4983760bf087f8660dcb0e71ee0656638a0","observation_id":"7b1569d0-a528-46b4-bc85-5500660bbcef","resolution":{"observed_at":"2026-08-09T15:19:46.987441Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.966816Z","title":"Floorplanning and signal assignment for silicon interposer-based 3d ics,","venue":null,"work_id":"7b9b8221-7b9b-4ea0-8f7a-e775cadb7a80","year":2014},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.587676Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:d3a0d2966ef7d91383954e422d33341a9c2472c78fd666b86ab54a108aab5f84","observation_id":"4fb2764e-f594-4aab-91b9-9eb19ff4786b","resolution":{"observed_at":"2026-08-09T15:19:46.971956Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.951127Z","title":"Tap-2.5 d: A thermally-aware chiplet placement methodology for 2.5 d systems,","venue":null,"work_id":"b552ec78-4182-4789-9587-564dc7a98125","year":2021},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.592560Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:d23893f85d085dc44ac70832639b211f0f08ad39b430305012e4422c6f813495","observation_id":"a1e04522-fa81-4a2f-a32e-c5a6a78244c6","resolution":{"observed_at":"2026-08-09T15:19:46.956356Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.935437Z","title":"Embed- ded multi-die interconnect bridge (emib)–a high density, high bandwidth packaging interconnect,","venue":null,"work_id":"48b1d00e-b6cc-463e-a1d9-3ef788298602","year":2016},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.597298Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:3df59213db73d25ce60f8d8760f38cf2201c12cd2cdf03e876f9ae35e785f073","observation_id":"856e7b10-9736-4c79-9395-1c0196dcf603","resolution":{"observed_at":"2026-08-09T15:19:46.941066Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.919643Z","title":"The saga of minimum spanning trees,","venue":null,"work_id":"26a79709-68fb-4dd8-a5ef-fa6f64d9c2b5","year":2008},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.602173Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:63791ec2efce024e361eb797856b0365adfdf3c4c0898cb70c80bf602c7b5fa1","observation_id":"ddd9472f-5a15-4e78-a4e1-b58d5af1265a","resolution":{"observed_at":"2026-08-09T15:19:46.924785Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.903697Z","title":"Pioneering chiplet technology and design for the amd epyc™ and ryzen™ processor families: Industrial product,","venue":null,"work_id":"0d7c020a-f135-42fa-ae53-833dfe531a68","year":2021},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.606923Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:472431fbcf0ea1e7cc54a7e4628f54701e3d8af6745a57ca83628c11a8010b46","observation_id":"48d61992-df04-4e9d-bfa6-900eb34dc139","resolution":{"observed_at":"2026-08-09T15:19:46.908871Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.878053Z","title":"Optimal die placement for interposer-based 3d ics,","venue":null,"work_id":"eeb9c4cd-9886-4875-991a-63f0df868dcc","year":2018},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.611674Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:0e6da0fcb2e4914eb0d2c82ce913a360121c292a12a2663a74783d94fe9a992b","observation_id":"a2b10bbc-c5b2-4360-8d45-7984d27e5c68","resolution":{"observed_at":"2026-08-09T15:19:46.887209Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.858513Z","title":"Automatic die placement and flexible i/o assignment in 2.5 d ic design,","venue":null,"work_id":"323a31b5-4795-4d08-aef5-26859970684d","year":2015},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.616397Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:a46b222e7ebe578ac689aa9b86fb6f543c7ecd6d80755a8c0b5b8ac272072ecd","observation_id":"8df5997f-2e04-438f-a8d2-6efbb4d657d1","resolution":{"observed_at":"2026-08-09T15:19:46.865398Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.839778Z","title":"Cluscross: a new topology for sili- con interposer-based network-on-chip,","venue":null,"work_id":"af5027be-6b07-4128-a40f-b1dbdd91467c","year":2019},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.621055Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:4ead96b5f85253470ca4a088d0277be652fa91de1a0bb5fbe51bf646e7f260f5","observation_id":"f77642e8-1627-4b57-82f5-f5c9f17d1743","resolution":{"observed_at":"2026-08-09T15:19:46.845875Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.820578Z","title":"Simba: scaling deep-learning inference with chiplet-based architecture,","venue":null,"work_id":"fd59958e-d353-4bd7-a0e6-c58b61e8af4d","year":2021},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.625660Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:8d04deeae1cfe5afe13963c1218ccbb9fd71235ca9237169100e783c50c0914d","observation_id":"5501b477-f654-43c1-8f78-e96d85d3d5d6","resolution":{"observed_at":"2026-08-09T15:19:46.826805Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.801555Z","title":"Direct bonded heterogeneous integration (dbhi) si bridge,","venue":null,"work_id":"ded5b753-11f5-4bf9-ba08-b11a2b86234a","year":2021},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.630641Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:6b8f6684bc88000349a42cef9fc2cb89306bbdc09c0691c045226c88d62b276b","observation_id":"b8151a15-2c65-4301-ba29-901d19670530","resolution":{"observed_at":"2026-08-09T15:19:46.807752Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.783437Z","title":"Dojo: The microarchitecture of tesla’s exa-scale computer,","venue":null,"work_id":"0439119b-ea60-44ce-a807-4dc45a74b14e","year":2022},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.635115Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:f6ca3c0faa3fde5890905a815a66ed54ee034778ef0a21991cc867ce1492be88","observation_id":"fd5576a1-51c7-4c90-99ef-6384e8135300","resolution":{"observed_at":"2026-08-09T15:19:46.789251Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.765679Z","title":"Universal Chiplet Interconnect Express (UCIe) Specification,","venue":null,"work_id":"6d005030-71a0-45ed-95fc-cb1bbf357e31","year":null},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.639777Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:d0a6edc0c283363b91ba9c296fc44b7204c00e3241acf7d7e63881d2be7ddbb6","observation_id":"ddc01613-5fb3-4e71-883d-678485841485","resolution":{"observed_at":"2026-08-09T15:19:46.771536Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T15:19:46.748737Z","title":"IntAct: A 96-core processor with six chiplets 3D-stacked on an active interposer with distributed interconnects and integrated power management,","venue":null,"work_id":"9c232b24-d74f-4137-8452-b686e4aec792","year":2020},"citing_paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-09T15:19:46.644542Z"},"links":{"citing_paper":"/paper/2502.01449"},"observation_digest":"sha256:bff57383eb56ddb94ca2809479568e03e91d3ada83ea9c41af862c92e00b8674","observation_id":"172c6a03-9809-42f9-a2d6-7dea99aaf0e0","resolution":{"observed_at":"2026-08-09T15:19:46.754145Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2502.01449","last_updated":"2025-02-06T08:36:44Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-14T12:58:58.317912Z","submitted_at":"2025-02-03T15:38:53Z","title":"PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies"},"reference_resolution":{"displayed":39,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":1,"verified_exact":3,"verified_fuzzy":35},"total_outbound_references":39},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"thesis":"As of 14 August 2026, this Paper Citation Record lists 39 of 39 outbound references and 0 inbound Pith citation observations for arXiv:2502.01449."}