{"as_of":"2026-08-22T17:32:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f73183cf18da1941d131750ba0421f11029c207eaf215cba4a4ba838f7e42e01","coverage":[{"denominator":94,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":94,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-09T00:58:08.403945Z","state":"measured"},{"denominator":94,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":94,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-22T06:32:14.747728+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2502.03763/citation-record","integrity":"/paper/2502.03763/integrity","json":"/paper/2502.03763/citation-record.json","paper":"/paper/2502.03763"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:07.956651Z","title":"ASAP7 PDK and Cell Libraries","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:07.956651Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:99d173b1dc8fef941936cfe94a0dfa675aebcad5194c57d02c5518ea466d8aa0","observation_id":"31719799-05a1-4aaf-bbf1-4c26e68eb9f0","resolution":{"observed_at":"2026-08-09T00:58:07.956651Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:07.962063Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:07.962063Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:1e704bc888cb87e8fa9c310a8bb217089dc6dae2186a8dcc7c8c8afadded6cba","observation_id":"68be5dcb-dc33-4a59-9e4f-b238f1191ffe","resolution":{"observed_at":"2026-08-09T00:58:07.962063Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:07.966586Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:07.966586Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:60d2eab92b0299ba2f9ca95883f2c28479fa5a49bafc6e282d499c38fdd5d2c8","observation_id":"d84637d7-5663-468d-a17d-c76fe6a222ce","resolution":{"observed_at":"2026-08-09T00:58:07.966586Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:07.970819Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:07.970819Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:73276dfa9c94a94f224969f6dfb6f0ef33acebc1b37b4669f9a5c540ce7aa96e","observation_id":"fae9eac3-2861-4236-8edd-883ac9b3e9c6","resolution":{"observed_at":"2026-08-09T00:58:07.970819Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:07.979738Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:07.979738Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:ac6f2d3ab1bf567904c17510ac97d429b720f7503c932116134672b99ac031bf","observation_id":"8f6aa788-736a-499d-bd19-d544dba5addc","resolution":{"observed_at":"2026-08-09T00:58:07.979738Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:07.984255Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:07.984255Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:c1ef27f96bc578bd541e28a7b385dee0cd43a5bd1d3e59156002cc24850ee8bf","observation_id":"7317b883-7ab0-4aef-a1db-66d546c693c1","resolution":{"observed_at":"2026-08-09T00:58:07.984255Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:07.989163Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:07.989163Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:39b0e09e06d6db4d6acfd203ef74073d601edd0dd4877ed6a046a6b2500bec90","observation_id":"8a054a94-c5ee-4e36-a538-4febaa79e700","resolution":{"observed_at":"2026-08-09T00:58:07.989163Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:07.993517Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:07.993517Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:61079dcad1f88ae75211a4fb90ddecee129e7d3b5c3df85ba19477c193fb137f","observation_id":"1c102e10-8268-4e05-84e2-6b72b11e9d41","resolution":{"observed_at":"2026-08-09T00:58:07.993517Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:07.997942Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:07.997942Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:681a61b27a50e043ea337b507be6f6f9ae55a494cb4436f5e17c7873da5d9a9d","observation_id":"860ef0c5-dbce-4957-96cf-513db1d10470","resolution":{"observed_at":"2026-08-09T00:58:07.997942Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.002872Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.002872Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:eb2189999d63c9ef1f5cbd86df675e761fe0a4b796e26c5a3510cdf57855b277","observation_id":"f39035d6-02f5-45c4-835c-83e839a5bda0","resolution":{"observed_at":"2026-08-09T00:58:08.002872Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.007528Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.007528Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:0dc9c2c94698e962973440bfbcec37df463fcadc27826c850ae49510de6bf01b","observation_id":"bb75af78-c379-4574-bb36-141217832c7c","resolution":{"observed_at":"2026-08-09T00:58:08.007528Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.012011Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.012011Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:8238581e35298954d00cfb37094e8ba5f1e2f6068649512257037519dd83e4db","observation_id":"9ed4a44a-204d-4dbf-a981-442e9df0515e","resolution":{"observed_at":"2026-08-09T00:58:08.012011Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.016637Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.016637Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:5aafc8e0a98b888fa792cad8b0a45e6a92ece1e207b2d5b9189253494d337640","observation_id":"caed4a2c-5eb7-4d1b-9703-17963a678e52","resolution":{"observed_at":"2026-08-09T00:58:08.016637Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2404.10076","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.294225Z","title":null,"venue":null,"work_id":"407d0a0d-2f47-47b4-8775-959356313ec8","year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.031665Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:a8f5fc3e27d107b7ca910b5776628c50e1ef3dad1a7684ca08ae207b40521442","observation_id":"126ed8e8-de15-4a5c-a415-20ef3c324574","resolution":{"observed_at":"2026-08-09T00:58:14.301741Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2021.30716","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.189573Z","title":null,"venue":null,"work_id":"ed8ec8fa-504e-4a8c-811d-d122fd84e477","year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.036336Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:1c32725276a6e68b74f5d67f289bb02e9d90e3ae67803d05e33392f1256104d3","observation_id":"c0166f15-2010-4961-b773-e4cb1ead0ff4","resolution":{"observed_at":"2026-08-09T00:58:14.197779Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"3622.35730","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:13.973660Z","title":null,"venue":null,"work_id":"e281419b-37c3-4b3e-bc43-345d6d671a17","year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.044768Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:4a38252d9a0755424e0754a3448e1da3cf06a5a8578f7701d9c3f2f8237ddace","observation_id":"f671d91c-7a8b-4a52-83bb-24738d15f5ce","resolution":{"observed_at":"2026-08-09T00:58:13.980841Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.865912Z","title":null,"venue":null,"work_id":"57fe3882-e802-4af2-a5b5-bff36297151a","year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.049191Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:3023756c6784009f4ca121ce60bf855a6985d4ec3d916de797bfcce0277ac1bd","observation_id":"a133a72e-10b1-4b97-bc3c-3111be5c88a6","resolution":{"observed_at":"2026-08-09T00:58:14.871170Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"9602.32938","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:13.880534Z","title":null,"venue":null,"work_id":"ff00d1c9-f52d-49bc-bd8e-71f9200fd9ac","year":2019},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.054518Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:b919e2d562807efc2968b09a5a737423d5bf963c0a9e2321e0edc1c6baf4b4f7","observation_id":"7845edc7-18e8-4f7c-b5ae-1e80f8743d46","resolution":{"observed_at":"2026-08-09T00:58:13.888635Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.058853Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.058853Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:5a2675c13e15e272ad219dec191418b92211f4ae7a6b203382b1c98af1c40ad3","observation_id":"7560e81e-1592-4521-a285-5e8af8b23315","resolution":{"observed_at":"2026-08-09T00:58:08.058853Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2013.67183","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:13.728402Z","title":null,"venue":null,"work_id":"0e97d085-be20-4ad9-8590-1a7f84cc40fc","year":2013},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.063258Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:4aa93b57ba37709df88090a7318e8b0ba34c8990210c138d2d4b8218b9a65a0d","observation_id":"2902db68-8338-4d36-bb94-6e1b96e0eba6","resolution":{"observed_at":"2026-08-09T00:58:13.736369Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.067762Z","title":"Clark, Vinay Vashishtha, Lucian Shifren, Aditya Gujja, Saurabh Sinha, Brian Cline, Chandarasekaran Ramamurthy, and Greg Yeric","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.067762Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:3c60759f846ee51ac50645bcac62fcbd08854d29aeab935438a0479d6c42f93b","observation_id":"2cc46303-9f1e-439b-9867-3e009b9c3364","resolution":{"observed_at":"2026-08-09T00:58:08.067762Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.848621Z","title":null,"venue":null,"work_id":"f34b65ec-dd85-4518-a1c9-fed1f8b915fc","year":2009},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.073167Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:cfe97e114e7db54f70975524745c2459ec1dca54f3a12d527010426b62144c69","observation_id":"8c0daba5-475e-4e0b-a308-75d12cc8efbd","resolution":{"observed_at":"2026-08-09T00:58:14.853548Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.833381Z","title":null,"venue":null,"work_id":"d2f53914-3ef2-4062-b2b2-81916bcb7de6","year":2019},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.078871Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:64764536f9ec97ebcc38ee37a7ef39451462199f773e7514d13318438a261dab","observation_id":"b9bcae59-e345-4ba6-ae27-a11ca4b85e67","resolution":{"observed_at":"2026-08-09T00:58:14.838185Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2010.11929","last_updated":"2021-06-03T13:08:56Z","snapshot_observed_at":"2026-08-16T09:25:53.087782Z","submitted_at":"2020-10-22T17:55:59Z","title":"An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2010.11929","snapshot_observed_at":"2026-08-09T00:58:08.083323Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.083323Z"},"links":{"cited_paper":"/paper/2010.11929","citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:a49ee1320d8c5ad4ab675aa65f80acb47ae118256cfeb2ff55ff150879be8448","observation_id":"93dc5aa3-6872-48ae-925a-40ffe5f94691","resolution":{"observed_at":"2026-08-09T00:58:08.083323Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.817556Z","title":null,"venue":null,"work_id":"96d59674-14ac-4cc8-ad6a-c0956c07c72f","year":2022},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.088244Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:2318a09d114f6246c5d39ab87856f929fd92ed1c060bfc2ad5b6cba844b7a11d","observation_id":"923ba0a6-a838-42b8-8824-4df04b6f9411","resolution":{"observed_at":"2026-08-09T00:58:14.822887Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/fccm.2014.23","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Chung, and Greg Stitt","venue":null,"work_id":"f7c1ab08-3d5e-4f59-bb78-4917ac22d0b0","year":2014},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.097236Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:2fe144107427519ffcc9348329a6c03ef383caa0fcd6aedf21870228def7add6","observation_id":"cdf5a5ef-059d-44a1-bc6d-2d5ea781b48c","resolution":{"observed_at":"2026-08-09T00:58:08.538440Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.802681Z","title":null,"venue":null,"work_id":"5fd2d1a6-327c-46fa-8dfb-d5ab29d311ee","year":null},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.101973Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:d09408c13f0718574993453224a31831b0930ae28dfb560e8a756141a721a898","observation_id":"6d970924-a8df-4738-8e18-10f6a5063618","resolution":{"observed_at":"2026-08-09T00:58:14.807273Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.115456Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.115456Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:76c559cc7547c9c934284046f0d3e818ab1cbb7381021544a37f68ad7d06f0c0","observation_id":"1de42ad6-9b56-43f4-bc5c-7228412a4214","resolution":{"observed_at":"2026-08-09T00:58:08.115456Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.119897Z","title":"Horowitz, and William J","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.119897Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:438535943be70f6b07eea95a24274cc7c4cb068820c6aad071d4861e1b482c11","observation_id":"e0df3ad4-a219-4a3c-8e4a-abaf151a9e27","resolution":{"observed_at":"2026-08-09T00:58:08.119897Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.787774Z","title":null,"venue":null,"work_id":"7f437862-ad22-4b65-ae11-d9b7a3107549","year":2015},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.124445Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:d30a4790c07ce72c36124643d358240f9367919bc4ceea58b0aa8227384f62c8","observation_id":"448a63d4-1b50-4020-9ab6-d9baddca31c2","resolution":{"observed_at":"2026-08-09T00:58:14.792713Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.133308Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.133308Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:2b4ee8d3bf3aa332e599ad1fe88c5970f902bc1a444e18fa15cef73f1f501e12","observation_id":"6a37e034-230a-4e4f-a1d5-aa9663459be7","resolution":{"observed_at":"2026-08-09T00:58:08.133308Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.747580Z","title":null,"venue":null,"work_id":"1b9d33bd-f545-405b-b7f5-d1a83f27c76f","year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.142297Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:f84ac06bf4693ff8729785c11f8ae5f611690d4ddee811aca679be370c32ebcf","observation_id":"8c93fda4-75e3-4fcf-aa2f-be05b9b921c7","resolution":{"observed_at":"2026-08-09T00:58:14.752267Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2019.89164","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:13.265813Z","title":null,"venue":null,"work_id":"85c54855-fce3-43fc-924d-bc61abf64a55","year":2019},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.147169Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:583ba461af274700091a441bc9834a72b7f12a2a896b159d5b202c52f9af9dc7","observation_id":"642f8c18-a5aa-4c1c-9ddb-3fb4f21c4f71","resolution":{"observed_at":"2026-08-09T00:58:13.274389Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.729877Z","title":null,"venue":null,"work_id":"585a082f-d542-4aae-97dc-d17a7d420b70","year":2020},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.151610Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:0f799bc7b4dae683de78603d8b70d4f82bbfe62d84d84340536f6ebea3583a39","observation_id":"420aa560-a8d8-4a31-961d-9c291af13d9b","resolution":{"observed_at":"2026-08-09T00:58:14.736006Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.710599Z","title":null,"venue":null,"work_id":"f95dac30-d8bf-481c-a395-9310fc2bdecd","year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.156091Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:5bc64c91b7bab6ab266722a09e65c2746350c0830e2080da4052636e93f01db4","observation_id":"f829a7cb-9480-4aad-8253-ae3576584a7b","resolution":{"observed_at":"2026-08-09T00:58:14.716440Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.694646Z","title":null,"venue":null,"work_id":"4a232a60-dc2d-4ea9-aae6-8505e45169c9","year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.160518Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:c0495bd2bfc96e077c3eab71f311f21597ae1efeac80cc97b6b9e0743bde1867","observation_id":"0a2ebd88-19c5-48f6-ae59-07ba0221a51e","resolution":{"observed_at":"2026-08-09T00:58:14.699537Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.678567Z","title":null,"venue":null,"work_id":"ffab45e0-2d31-4079-baaa-be0b81777d53","year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.165171Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:54f4e73bade95b6a9cfc868738ea04447054a35285a061ad9bce0af4830cbfab","observation_id":"e982de16-0502-4d81-914e-a69016a5967f","resolution":{"observed_at":"2026-08-09T00:58:14.683479Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.661771Z","title":null,"venue":null,"work_id":"b14ca6a1-9c10-4e6a-8b60-3543704515d5","year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.169812Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:b5a80ffd151bbd0d0951dd1dd397571885f9b444846cd1c3fbd7c4ccfb77b5d7","observation_id":"fe592ee1-abfc-44e1-84a9-d5a78ff56c33","resolution":{"observed_at":"2026-08-09T00:58:14.667405Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.639822Z","title":null,"venue":null,"work_id":"5e592630-91fa-4d3d-aa82-3934bf76c278","year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.174328Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:d6df69a69ec76e965548a70a78829df0b7c52d8e98ac0e6b7dc69ddda6426aa6","observation_id":"b2d8afe6-79c2-4d13-bc91-928923c72635","resolution":{"observed_at":"2026-08-09T00:58:14.645824Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.178627Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.178627Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:d193c66dd51ad1c2b706912ffbbbde3ebaa07f4317d3c543471fab5d1f2e19a4","observation_id":"a4a8b229-4766-4292-a52c-c740bd6fdd63","resolution":{"observed_at":"2026-08-09T00:58:08.178627Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.623145Z","title":null,"venue":null,"work_id":"78b1045d-657e-4676-b843-46bd864df3c6","year":null},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.184073Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:202f28c24283e4fcc41e7e905e2b5b83f7b0dd3510896e556172c32cff24fe25","observation_id":"797e73f3-20d1-4bda-b829-1067f78960f8","resolution":{"observed_at":"2026-08-09T00:58:14.628048Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.193244Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.193244Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:7af6ba9d327972c610077493efe661862b5d8413e7e4a906d9ce60347c864833","observation_id":"067d962f-b970-4cd0-8bfc-3099ae708cbc","resolution":{"observed_at":"2026-08-09T00:58:08.193244Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.608111Z","title":"Hughes, Sreenivas Subramoney, Hyesoon Kim, and Tushar Krishna","venue":null,"work_id":"0aa43b32-dbc3-4245-8f25-16c95aa22c6a","year":null},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.197656Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:3f6931adae9d1c41169a55c44b481585be193d5c2afc7933cdeb0fa40f5af326","observation_id":"a07e6b69-3651-4090-9847-dee27e030717","resolution":{"observed_at":"2026-08-09T00:58:14.612893Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:12.689833Z","title":"Jouppi, Doe Hyun Yoon, Matthew Ashcraft, Mark Gottscho, Thomas B","venue":null,"work_id":"0e8b7188-6543-4fb9-b60b-766ffbbf3bc1","year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.206948Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:4b382815510cf54623f2b0abb09db30718284cb3461d7b3b46e0c11a66517810","observation_id":"1600f197-6763-429d-aa01-bfdaca682167","resolution":{"observed_at":"2026-08-09T00:58:12.702195Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:12.481336Z","title":null,"venue":null,"work_id":"949cae64-fd7b-4654-8043-241e8955b9ba","year":2017},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.211334Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:b9351dcd7ed2b8efe027c8f010b3f160418e4977bbf0014250a33501586c4aee","observation_id":"4f3943c9-7687-45a2-aeb7-4e68f93cbdae","resolution":{"observed_at":"2026-08-09T00:58:12.486162Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:12.313319Z","title":null,"venue":null,"work_id":"1793ffed-0028-4f06-b14a-3be38e859767","year":1982},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.215700Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:0737cef9c8855a361efeb934be04129f944293ea548e5c0cd389ec6b622f2a41","observation_id":"78ec492c-80ef-4ee8-9010-8f1acbb5210f","resolution":{"observed_at":"2026-08-09T00:58:12.320509Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.188995Z","title":"In 2021 IEEE High Performance Extreme Computing Conference (HPEC)","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.188995Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:f0b253df1051df683c2e52bc12d091a97b110a7e728b36e43cea58f91bff1d0d","observation_id":"a4d4fd25-0ed2-40e0-813c-4f08d2cb3a25","resolution":{"observed_at":"2026-08-09T00:58:08.188995Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:12.121831Z","title":null,"venue":null,"work_id":"021c7445-7498-42a3-9083-16971c200cd4","year":2022},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.224531Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:188bbf5890c92c77d6ad1f160886549ef7a8e1eb1a6ab18b227a0938d34033c7","observation_id":"d9089bae-20a1-42b0-8f61-c96e70e3083f","resolution":{"observed_at":"2026-08-09T00:58:12.126912Z","resolver_source":"arxiv_id_nonexistent","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:11.940380Z","title":null,"venue":null,"work_id":"b2372665-1bc8-457e-adda-3d6389413a12","year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.228978Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:bd113081b9f0a0abedabe57a2327b735c9bc61ae0c3d771c8c5b72cc6ef2ad69","observation_id":"c2b4972d-c011-4130-9a3c-246fcbca676e","resolution":{"observed_at":"2026-08-09T00:58:11.946072Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:11.760588Z","title":null,"venue":null,"work_id":"3bc75122-2535-4cfd-9fca-9764e11abca7","year":2022},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.233598Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:cf232560d12f15fbce7a56475ba816bf4139cad420a4e418a31e42108d1ed7e6","observation_id":"06a3d664-5b1c-4b37-8220-724f81212b25","resolution":{"observed_at":"2026-08-09T00:58:11.766724Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2009.02381","last_updated":"2020-10-12T21:43:36Z","snapshot_observed_at":"2026-08-16T21:44:41.991152Z","submitted_at":"2020-09-04T20:17:42Z","title":"Sparse Systolic Tensor Array for Efficient CNN Hardware Acceleration","version":2},"cited_work":{"arxiv_id":"2009.02381","doi":null,"metadata_source":"pith","pith_arxiv_id":"2009.02381","snapshot_observed_at":"2026-08-09T00:58:11.602186Z","title":"Sparse Systolic Tensor Array for Efficient CNN Hardware Acceleration","venue":"cs.AR","work_id":"2accd437-3a00-423b-882d-af553ae50b15","year":2020},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.237976Z"},"links":{"cited_paper":"/paper/2009.02381","citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:5ae33b2c21a21f1988426a561722fe92a77325e5c3c66fb03541b10efdfcc241","observation_id":"70eb104b-f5d6-41cb-98ca-492b078a4f33","resolution":{"observed_at":"2026-08-09T00:58:11.607742Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:11.578518Z","title":"Whatmough, and Matthew Mattina","venue":null,"work_id":"938d171f-08d5-49a9-9dc3-7c9f3b86e627","year":2020},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.242711Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:4aa1a7433ccd025dfa096a0d14859ef55328910d2ed50e13fb2e5a0aeae3736e","observation_id":"5e1fa9d9-e94d-444b-92dd-5d406976d4af","resolution":{"observed_at":"2026-08-09T00:58:11.583372Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:11.376420Z","title":"Whatmough, Yuhao Zhu, and Matthew Mattina","venue":null,"work_id":"186ef304-9079-4c96-a7f3-db893d2d8e54","year":2022},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.246872Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:205f59f5a3f3285dd88677f5e4ad48f6007736d377f0589e1ae658cb5ddb2a36","observation_id":"fb5e07e2-8636-4b94-a774-79ef7fac8f50","resolution":{"observed_at":"2026-08-09T00:58:11.381649Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.220353Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.220353Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:54c693012939f3d6f8778b3e0f24bd523b9a0e1900233b00662e54afba640d4f","observation_id":"399a7988-6a25-44d7-a33a-9557dec14196","resolution":{"observed_at":"2026-08-09T00:58:08.220353Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:11.162480Z","title":null,"venue":null,"work_id":"cbed87f0-ccc8-4590-b176-d23206318681","year":2019},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.255958Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:a510da189f43649abf3c3b46787ddcc610666dec69da4db0ed1d79e2f4e5d4a4","observation_id":"0cd390c6-3937-4eb7-a35b-e928af0f3c9b","resolution":{"observed_at":"2026-08-09T00:58:11.169407Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2104.08378","last_updated":"2021-04-16T21:27:32Z","snapshot_observed_at":"2026-08-16T18:30:58.242028Z","submitted_at":"2021-04-16T21:27:32Z","title":"Accelerating Sparse Deep Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2104.08378","snapshot_observed_at":"2026-08-09T00:58:08.260157Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.260157Z"},"links":{"cited_paper":"/paper/2104.08378","citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:dbe88142df408504618685f267503a3551bc53998bec20905f607033f3641df5","observation_id":"d0d7dfd3-da32-4a04-bd01-805315315a95","resolution":{"observed_at":"2026-08-09T00:58:08.260157Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.264618Z","title":"Murray, Oleg Petelin, Sheng Zhong, Jia Min Wang, Mohamed Eldafrawy, Jean-Philippe Legault, Eugene Sha, Aaron G","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.264618Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:bca2f537f9b3202b634d7ce851a296a2416e471c46b318942412352f8ddf5af7","observation_id":"1e0745d9-f7cf-40b1-b4cb-5d3d1a0e5a9c","resolution":{"observed_at":"2026-08-09T00:58:08.264618Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:10.943761Z","title":null,"venue":null,"work_id":"f1b72f52-1ccb-4e72-b7d2-04c6c3b75d01","year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.268857Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:d9b9a1baaa5c47aafbdb399e4a23510652fc55c2aeab5c058c189eab16212718","observation_id":"81579c7b-1a73-4df5-b05c-26f15805cbb7","resolution":{"observed_at":"2026-08-09T00:58:10.952383Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.592935Z","title":null,"venue":null,"work_id":"511fcccb-4494-4ffc-89f7-bd7ab1ec53ca","year":2020},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.272873Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:799bef3e8f2cda56a90b00035f32dcce2d0190bfd009762a4dd093e38a9c307c","observation_id":"ec72c3ce-7eae-4ccd-9075-154436a17dbe","resolution":{"observed_at":"2026-08-09T00:58:14.597633Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.577795Z","title":null,"venue":null,"work_id":"2dbfaa84-37c8-4d76-b789-1f050eb6cd03","year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.276913Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:710ea316599d7849d4f9b9eb41c2f23ac54f3009d3f660419734dfdd6d340328","observation_id":"41797147-536b-4dff-ad48-de9b5ec3d854","resolution":{"observed_at":"2026-08-09T00:58:14.582647Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/dac.2018","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.509679Z","title":null,"venue":null,"work_id":"40767997-fe3f-4511-a9ad-ff531c26091a","year":2018},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.251271Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:652938e77cb3342786746c5f99be5b2ba985c47843ac93049d4639545f959d03","observation_id":"50bb710c-d275-4d0c-b7c3-bcb912f4b73d","resolution":{"observed_at":"2026-08-09T00:58:08.514213Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.558080Z","title":null,"venue":null,"work_id":"5529bc5a-d205-4539-bb11-3974a7248ed8","year":null},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.285105Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:13677f5394613528e86124d332ba5e364bad4eafae6c32e580de0b480ea1186b","observation_id":"28886615-7f7f-4f4d-b7e4-7b167c5f33e0","resolution":{"observed_at":"2026-08-09T00:58:14.563588Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:10.376145Z","title":null,"venue":null,"work_id":"f484921f-c0b4-41b6-9cf3-0fb556a40cee","year":2020},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.294063Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:37bbe1db2f091545ffff6ca3a695abee927457025c36355b0636dfc772119822","observation_id":"ac6bcf37-b0d2-4bd8-8237-32310e4f0170","resolution":{"observed_at":"2026-08-09T00:58:10.380805Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:10.196436Z","title":null,"venue":null,"work_id":"dd9220dd-167d-45a9-8483-f2fa018bac8b","year":2019},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.298327Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:fcf80d7f659db40f30bdb2cfbecd80b01e414aa44cbff1b4e1599303f398e4e3","observation_id":"39cf5767-43b5-4769-98ba-b8d1b1d066a4","resolution":{"observed_at":"2026-08-09T00:58:10.203529Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.538908Z","title":"Stillmaker and B","venue":null,"work_id":"ffc2e356-71a7-4751-ba45-9841db3b3ffc","year":2017},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.302538Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:08838eabd873d39b962fb5127e7df66e58c7469565cfbe2a64987da1a53dab9c","observation_id":"3e11238d-7a3a-473c-8ad9-17f7b8095f31","resolution":{"observed_at":"2026-08-09T00:58:14.544288Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.519992Z","title":null,"venue":null,"work_id":"4186d880-4088-45c3-bdfc-c8d7435c745d","year":2020},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.306916Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:07afb3f3fdb5ab51b2f9e2add14567ea51bb191eaff426d489084ff7e9f8e463","observation_id":"26fe5032-6094-49af-9ab4-614f2c295583","resolution":{"observed_at":"2026-08-09T00:58:14.527087Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.311349Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.311349Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:0000fb605d5df3b046e21a8df87772f0429434bc55eb909ff54d4be50a463eb3","observation_id":"a708396a-7357-45b4-94d8-aa195c86d732","resolution":{"observed_at":"2026-08-09T00:58:08.311349Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:10.763167Z","title":null,"venue":null,"work_id":"0d9093a9-6863-4b0b-a611-7016106b80eb","year":2018},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.281049Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:6a4ca07b53f5d0dfa00dd651b14a25d9a7810b4b3f1807c5b9a454c417650951","observation_id":"6063c771-e795-4033-9fb0-b08dec8c647c","resolution":{"observed_at":"2026-08-09T00:58:10.767963Z","resolver_source":"arxiv_id_nonexistent","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.501886Z","title":"Titopoulos, K","venue":null,"work_id":"c7fbdaa4-fd43-4226-94f0-2c22ad1c0ff1","year":null},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.319764Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:ea84e5902c488efaeb02206e9454c6c401f17cc7d4de6cda1cc283ea0aa050d0","observation_id":"ff677292-85a1-41fa-bab5-9564a5a74046","resolution":{"observed_at":"2026-08-09T00:58:14.507672Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:10.556707Z","title":"In 2019 IEEE 27th Annual International Symposium on Field- Programmable Custom Computing Machines (FCCM)","venue":null,"work_id":"13bad063-53a7-4bdd-9222-ca666117e7a0","year":2019},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.289566Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:bc0fff241feefded6b44f28240584807c0da9c5207cf66253e2a8791c4cfaf61","observation_id":"b066be73-3382-4ba7-828f-709b0eddf640","resolution":{"observed_at":"2026-08-09T00:58:10.564550Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:09.774029Z","title":null,"venue":null,"work_id":"2b937403-e389-4501-adc2-fda1347ccbfa","year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.333677Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:bd77395b761914e37cae4c955c334eddd2859e96225ebaa1a1c83de4e40a382e","observation_id":"955ce1a5-2872-4b0c-bb0e-32b94d714ee2","resolution":{"observed_at":"2026-08-09T00:58:09.781133Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:09.574792Z","title":null,"venue":null,"work_id":"70228d13-11b8-476a-97da-803639238e7b","year":2017},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.337840Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:bcf969c2320417b264ef4157ff522fc6dadcf33f3a7d33b92d7f182640ae814a","observation_id":"38dd5cb6-52b9-4b95-9716-b6b6926993c3","resolution":{"observed_at":"2026-08-09T00:58:09.580027Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.462314Z","title":"Gomez, Łukasz Kaiser, and Illia Polosukhin","venue":null,"work_id":"bbec268a-6c66-457e-8f1a-0257e07ccdd7","year":2017},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.342181Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:84d57e9e5f367e6f2edb1182ee93a94fba102f57908d5f5627e338abbae22547","observation_id":"dfe0659e-8af7-4ac9-a5de-37df108e2f6c","resolution":{"observed_at":"2026-08-09T00:58:14.467881Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.445369Z","title":null,"venue":null,"work_id":"de20ce2b-9ee0-4df6-a578-b03b79c9100f","year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.346566Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:54cfa5752f825a49c699a47eabfed3a88769037c6b1a2793745a422527e435a5","observation_id":"14070908-7a92-425c-a7ff-c01a5dc9194a","resolution":{"observed_at":"2026-08-09T00:58:14.450552Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3431388","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":null,"venue":"ACM Transactions on Architecture and Code Optimization","work_id":"2361cc24-2e82-485f-b8f0-dadc317421e3","year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.350916Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:3e7b72face7c9165d616ca580e7c2e2d912acbc8023311bd1473e8844e63f2bf","observation_id":"feb06adc-8197-4f79-b07f-c795ae8f0f3f","resolution":{"observed_at":"2026-08-09T00:58:08.490589Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:09.247443Z","title":null,"venue":null,"work_id":"9787a34b-bcd9-41ad-8e28-dd2e20c7ed2d","year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.360494Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:aa43b28a7ae20833c6bc29af7d3eedc606c322f626b7d9c5ac954290cca38da8","observation_id":"4bdf5f12-9337-4bf6-bc88-ff91abda8248","resolution":{"observed_at":"2026-08-09T00:58:09.253154Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:09.073063Z","title":null,"venue":null,"work_id":"54a52a8a-9579-4949-863f-662b8b7acfc6","year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.364823Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:445230e75b1fecef0fecb6d33574d5e463a71f4659d55850e1a19a0bd11f8e74","observation_id":"128f1664-b74e-4a7e-acb3-eec0ecf42f34","resolution":{"observed_at":"2026-08-09T00:58:09.077621Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.480157Z","title":null,"venue":null,"work_id":"8c6b502a-00e3-4b77-94c8-ca97181fb65e","year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.329277Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:c94009037f5daebfe671ef59d4b90b6ce38db29c4ed7d283482d7bcc459bbf4b","observation_id":"45858da1-014e-428b-bf83-5a45bb51e547","resolution":{"observed_at":"2026-08-09T00:58:14.484822Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3301298","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":null,"venue":"ACM Transactions on Reconfigurable Technology and Systems","work_id":"c10eb9c5-32d4-4bb7-bac6-8811b13dee21","year":2019},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.373054Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:33ff9f0c5eaa72bd2ef35c8461161a5985d8e9d6b24dcf66964f3b90d3dcef0f","observation_id":"a52fc9cd-c089-472a-9cb0-9204dc6b6a10","resolution":{"observed_at":"2026-08-09T00:58:08.466649Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3549937","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":null,"venue":"ACM Transactions on Embedded Computing Systems","work_id":"e954b45c-493f-4c52-9d20-895f53b54309","year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.377393Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:a11c2f4e7e209998a3c9f4da2831ecfd85aab4aac8ad53e080080ec6756e6ce5","observation_id":"60c6f23f-a725-4c73-8fd7-afefcc2d0adb","resolution":{"observed_at":"2026-08-09T00:58:08.450845Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.381707Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.381707Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:5b6bcaa28ce3648a6654f483a88a3379f6ca8afb19c5d94ae8c4f63050a3309d","observation_id":"1f5e73c1-8459-43c6-b4cb-0daa4551fbe2","resolution":{"observed_at":"2026-08-09T00:58:08.381707Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.863972Z","title":null,"venue":null,"work_id":"4794163b-3c4d-45f5-a76e-94f85c061d3f","year":2016},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.385994Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:e040f9cda67203911be13c4ce4afb6bd2c10053f87f8136eb2c62ec43e99c0e1","observation_id":"fc0c7f16-3269-4f3f-a10b-d10df85bf12d","resolution":{"observed_at":"2026-08-09T00:58:08.868286Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.414717Z","title":null,"venue":null,"work_id":"7130c21d-d7b8-4b54-89ac-72f81ab29422","year":2022},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.390175Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:b83ef49c14e120ad83a2045dcaab5945b264d0fc7abf747744f454af4064112e","observation_id":"51543077-3a92-4bf5-8a04-59b9f6a0de6c","resolution":{"observed_at":"2026-08-09T00:58:14.420135Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.355471Z","title":null,"venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.355471Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:c7bbbba1ddd7e3b82b4a64d5bdef8482470179ed8b1f24de859478848a8e5b46","observation_id":"f2ab1036-d025-4e49-a9b4-9bb1badb07f2","resolution":{"observed_at":"2026-08-09T00:58:08.355471Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2102.04010","last_updated":"2021-04-18T10:18:00Z","snapshot_observed_at":"2026-08-16T18:47:07.825085Z","submitted_at":"2021-02-08T05:55:47Z","title":"Learning N:M Fine-grained Structured Sparse Neural Networks From Scratch","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2102.04010","snapshot_observed_at":"2026-08-09T00:58:08.399250Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.399250Z"},"links":{"cited_paper":"/paper/2102.04010","citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:5ef1cafcaba46897dbf563ea859b07b039c8872b85b353d6b231c680d859a107","observation_id":"b892159e-3d97-4421-9d9b-8c0a8a266303","resolution":{"observed_at":"2026-08-09T00:58:08.399250Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.403945Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.403945Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:b4ef633c9f708436f66353b7f9cf4494f9a77dd6f7f87d69822e4b3221760b54","observation_id":"fb0da869-6dc7-4f8c-b813-73330c2717b5","resolution":{"observed_at":"2026-08-09T00:58:08.403945Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.369048Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.369048Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:b8793764760bcbd9552416383176fbc244bc215c0325e43a82cea8e07e5c7cae","observation_id":"21e1214d-0eff-4b6a-8a68-6092a37ed492","resolution":{"observed_at":"2026-08-09T00:58:08.369048Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.396821Z","title":null,"venue":null,"work_id":"8c195d81-cb4a-4339-86ee-ee4c55838c8d","year":2020},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":98,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.394881Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:4a2b540e4c3d3b4ad1ec87677fa984f28cfad38ed52d911f7f32078d0e074ac2","observation_id":"dc110497-6ca1-4980-9360-0199c825104b","resolution":{"observed_at":"2026-08-09T00:58:14.402929Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.092949Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":1586,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.092949Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:e99c42bf72bda4a6ae64675e76040248af6aae97cff3021900c4087029fcd8e1","observation_id":"1f27a117-9da6-4ef1-83cf-a6e2dfd7093e","resolution":{"observed_at":"2026-08-09T00:58:08.092949Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:07.975300Z","title":"In 2016 IEEE International Symposium on Workload Characterization (IISWC)","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":2016,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:07.975300Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:1eae3bfdb805260642899e93dd28c15935be38d616eecf5007c8bf806d34c362","observation_id":"e14a58c3-74ea-4e5c-b31c-e69d0dbfec41","resolution":{"observed_at":"2026-08-09T00:58:07.975300Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:14.762148Z","title":null,"venue":null,"work_id":"dcaf6b04-c7b1-4cca-91d8-bea2b7317d10","year":2021},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":2021,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.137809Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:0c00f72dfc05ec328f47c8c6b50ac6b658412ed283ef3ac725e3641bd4aac018","observation_id":"a920f4ac-85e3-4656-ae55-69963bc22989","resolution":{"observed_at":"2026-08-09T00:58:14.766615Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:08.021325Z","title":"ACM Trans","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":2022,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.021325Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:b7929fed53e1d45fb55f847b96612324265295dba6dfb24cfafa27c721c8c5c9","observation_id":"228b7085-a553-4c2c-b6ea-4518f65cc40a","resolution":{"observed_at":"2026-08-09T00:58:08.021325Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:12.905833Z","title":"In2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","venue":null,"work_id":"ffb18673-4f4f-43bf-8a26-ced53911b88c","year":2023},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.202252Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:fbff8b09087b590c84b0cfff67569f514d2d326009e79cd80afd42d939aff2cd","observation_id":"3abc372e-e451-471f-b413-6354ae366389","resolution":{"observed_at":"2026-08-09T00:58:12.911478Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T00:58:09.991651Z","title":"In 2024 Design, Automation & Test in Europe Con- ference & Exhibition (DATE)","venue":null,"work_id":"38d16f27-b7c8-4e28-ad0b-9a5de26d81f2","year":2024},"citing_paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-09T00:58:08.324647Z"},"links":{"citing_paper":"/paper/2502.03763"},"observation_digest":"sha256:790f4b098f1044ae36179bb7f55e29a115d6c7095860205efa8127153b7d5ec7","observation_id":"aef1c78c-14d1-4c81-8fb6-8a9385188287","resolution":{"observed_at":"2026-08-09T00:58:09.997470Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2502.03763","last_updated":"2025-02-06T03:49:29Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-13T18:26:03.284872Z","submitted_at":"2025-02-06T03:49:29Z","title":"Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration"},"reference_resolution":{"displayed":94,"state_counts":{"malformed_identifier":3,"metadata_mismatch":6,"parse_uncertain":0,"unresolved":56,"verified_exact":25,"verified_fuzzy":4},"total_outbound_references":94},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"thesis":"As of 22 August 2026, this Paper Citation Record lists 94 of 94 outbound references and 0 inbound Pith citation observations for arXiv:2502.03763."}