{"as_of":"2026-08-21T10:21:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d93674764ad33d04dc7dfc187ac98d1a0f06873916a852ca55ce23a3ecb0630c","coverage":[{"denominator":99,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":99,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T19:14:16.235780Z","state":"measured"},{"denominator":99,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":99,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-21T06:32:19.484+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2502.10167/citation-record","integrity":"/paper/2502.10167/integrity","json":"/paper/2502.10167/citation-record.json","paper":"/paper/2502.10167"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.841211Z","title":"https://digikey.de","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.841211Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:943adabe7d54932325478637f2210f3af725b8088bc33dc9212722e91b39a2ab","observation_id":"260d2ed6-33ac-4dd3-b8fa-728f302346b2","resolution":{"observed_at":"2026-08-07T19:14:15.841211Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.846111Z","title":"https://www.gem5.org/documentation/general_docs/building","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.846111Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:38f75b755133d857f9e9bc2510bc0a09fc21f282634202c8e1ae685b578420b1","observation_id":"59802ecf-5894-4389-887a-83fb75130a6c","resolution":{"observed_at":"2026-08-07T19:14:15.846111Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.850440Z","title":"https://github.com/OMA-NVM/NVM_Simulation","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.850440Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:64e65324c22d3b091a1757abc646dbf1420bf64005bf5370c89b82f92bfdcfd4","observation_id":"e368be6e-3beb-4c3e-9d37-2975ea0c5acc","resolution":{"observed_at":"2026-08-07T19:14:15.850440Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.854452Z","title":"https://www.docker.com/","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.854452Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:67b7d7fbd78dbefa701e0100451826c8c0c96fe5e1f7b06a686b5ef21bc1dba7","observation_id":"213f81b5-8b68-43a4-bcc8-67f542fc92d3","resolution":{"observed_at":"2026-08-07T19:14:15.854452Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.858447Z","title":"Redefined — code.visualstudio.com","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.858447Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:ffc6a52171b50c37c76b62b54aa5a1df48aebcb7f4f25836d744d018694a67ac","observation_id":"a043c77c-3ce3-4987-9f87-4cde6758f11b","resolution":{"observed_at":"2026-08-07T19:14:15.858447Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.862192Z","title":"https://code.visualstudio.com/docs/remote/remote-overview","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.862192Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:51650084d89db6135c7fc8377d33f917e5c425201a906fdba1d40988f106f841","observation_id":"e43ba7ab-3475-44ba-9905-e27a3578b604","resolution":{"observed_at":"2026-08-07T19:14:15.862192Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.866584Z","title":"Prediction hybrid cache: An energy-efficient stt-ram cache architecture","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.866584Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:247c2cc97b65871335749f63ee1a9b201cffd35b1a51d2f036f60387e72efd30","observation_id":"615a79f6-59a4-41db-85fb-00be6cdb6fd6","resolution":{"observed_at":"2026-08-07T19:14:15.866584Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.873776Z","title":"Basic local alignment search tool","venue":null,"work_id":null,"year":1990},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.873776Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:ac1932ef9686fd0fcf3d04cf42a7e40064e45f958066b79e284cb34160795983","observation_id":"2804a5eb-657e-4dc5-a70d-6a3325ced61c","resolution":{"observed_at":"2026-08-07T19:14:15.873776Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.877857Z","title":"Embedded mram macro for eflash replacement","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.877857Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:6265ec7e6a36dc48b316cb23e25ec6a4c60bb2ce142604c2f35bb24a742e2aa0","observation_id":"3508a7d1-9b10-4fe4-b376-dbdd4f65296b","resolution":{"observed_at":"2026-08-07T19:14:15.877857Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.881775Z","title":"Arm Neoverse N1 CPU: Accelerating the Transformation to a Scalable Cloud-to-Edge Infrastructure","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.881775Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:365d52a7991c8233db64126c1254aa82208c3df0dbabb4bfa1e74099667760f5","observation_id":"141a6130-00c2-460c-9fb7-d7e3c2c12e07","resolution":{"observed_at":"2026-08-07T19:14:15.881775Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.885339Z","title":"A survey on processing-in-memory techniques: Advances and challenges","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.885339Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:6cb9714e7fdc1e61a5c367a04c6323d40800c9a62cdd8a5b00ae34a7b343ccea","observation_id":"952ff42d-8be4-4e9e-96b2-c8f0071b9a55","resolution":{"observed_at":"2026-08-07T19:14:15.885339Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.889048Z","title":"Cim-sim: Computation in memory simuiator","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.889048Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:47aae836926cc56a265b9c032bc2874c9bdc580869866a95e0dbbd8c73463104","observation_id":"4e44c553-5872-45b6-aa15-74a44bb447ff","resolution":{"observed_at":"2026-08-07T19:14:15.889048Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.892681Z","title":"Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.892681Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:2a0083fde7a1696aa5cd84cf7c25fe3b7fba18392cc9249fa0d6dffd9a4b49b6","observation_id":"2298c2cb-55da-4651-9108-3e15e159947d","resolution":{"observed_at":"2026-08-07T19:14:15.892681Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.896619Z","title":"Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.896619Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:ab6eedc48f49775ba7b60acff0893722287bd3a0ad7304f03c4bd1d0fd0293cd","observation_id":"4074ca5c-bfc1-4ffa-8e94-9deb7d2851f8","resolution":{"observed_at":"2026-08-07T19:14:15.896619Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.900769Z","title":"Google workloads for consumer devices: Mitigating data movement bottlenecks","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.900769Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:716daf7929dcfec0ee5778eee994313dafc86a6798cae3def5fc696b1deeee35","observation_id":"465abacc-a127-49a3-b088-8d4651189d2b","resolution":{"observed_at":"2026-08-07T19:14:15.900769Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.904466Z","title":"Understanding and improving the latency of DRAM-based memory systems","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.904466Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:8b070a99ba133a21a56834c70e75056458a14528b4bcb930f5b5dbf812d1ff67","observation_id":"2074fc7f-7ddc-448e-8f9c-e745d9f22276","resolution":{"observed_at":"2026-08-07T19:14:15.904466Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.908212Z","title":"19.4 embedded 1mb reram in 28nm cmos with 0.27-to-1v read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.908212Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:42b76f91d4d556f15a4cadbf28457aa74eb1b178d1848107e0a6a79064e11ff1","observation_id":"69533741-d3ab-4a64-ad3f-8dc01c1ffcda","resolution":{"observed_at":"2026-08-07T19:14:15.908212Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.912189Z","title":"Neurosim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.912189Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:194b969348e90780b51443165c17df02fcc652d8a4b1ed28da4885f705b17fa9","observation_id":"a150b74f-8aaa-4821-9aa6-112f278de85c","resolution":{"observed_at":"2026-08-07T19:14:15.912189Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:15.915729Z","title":"Sha, Shouzhen Gu, Chaoshu Yang, and Chun Jason Xue","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.915729Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:785fad4fd5218a53cd4d8eb3ca15526b3fc9471dc2e856ebc4d371840af455ec","observation_id":"273957a9-94e6-4e42-9ab5-36d5310c77f3","resolution":{"observed_at":"2026-08-07T19:14:15.915729Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.666428Z","title":null,"venue":null,"work_id":"6b6a071b-e50b-4410-9630-a3127c8594dc","year":2022},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.920268Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:e1cb3da4eec5f02047c4c6fee56bd5dd897c67a56905fd7bb59db1878ae3ff33","observation_id":"6a397f53-3075-4146-9e63-797d53de963c","resolution":{"observed_at":"2026-08-07T19:14:17.669653Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.656204Z","title":"13.3 a 22nm 32mb embedded stt-mram with 10ns read speed, 1m cycle write endurance, 10 years retention at 150°c and high immunity to magnetic field interference","venue":null,"work_id":"73680821-afeb-4b28-aec3-f4744a359cbe","year":2020},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.924043Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:f8d94f65510744423acb6b13926b1e70c39096e4b7f9d8c1cee99b360e0a4a01","observation_id":"92ca46b2-6a52-4a27-8da9-9fa75299c520","resolution":{"observed_at":"2026-08-07T19:14:17.659869Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.646415Z","title":"Recent technology insights on stt-mram: Structure, materials, and process integration","venue":null,"work_id":"86c261dd-8fba-4b9c-b827-9d31187c55ae","year":2023},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.927858Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:c1894666f9c5e031d94f0cee88065539577f7d874f690c315b4ad8c6a85dcbc2","observation_id":"11a5f9c3-d144-488a-8fdb-27aa9cf01870","resolution":{"observed_at":"2026-08-07T19:14:17.650164Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.634618Z","title":"A 20nm 1.8v 8gb pram with 40mb/s program bandwidth","venue":null,"work_id":"5d145e92-818b-488b-b2aa-f50ac044e6f2","year":2012},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.931370Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:75acde92a24baef8c85ff9faa81edbee88adab8dc562c74943c94fb5cc60d346","observation_id":"31c25d05-e70c-4528-b498-3213bf9e7b34","resolution":{"observed_at":"2026-08-07T19:14:17.639090Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.623122Z","title":"SCons: A software construction tool — scons.org","venue":null,"work_id":"e3445504-edf4-46f8-9f3d-44e9d029ca91","year":2025},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.935818Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:3bbeb954c8d8d3f7e58db9d28446273dfbbfc149582b34d5382526fdb1d52bc9","observation_id":"9d9734f4-e674-41e3-9237-54f8d3169d78","resolution":{"observed_at":"2026-08-07T19:14:17.627523Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.555594Z","title":"The true processing in memory accelerator","venue":null,"work_id":"7f18314e-e3e0-424f-bb76-4cd0e59cfd18","year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.939659Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:15d7528a204458727e25b04985efb2d376daec28c7d629718b02ecc75f120e92","observation_id":"dd08bae9-7188-4a14-9508-d3c1bd13d017","resolution":{"observed_at":"2026-08-07T19:14:17.581905Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.459495Z","title":null,"venue":null,"work_id":"6b82fe38-0c23-467c-8d47-70cc90391b6f","year":2012},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.943577Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:377146d36388d4a9f7937b1c43c07845bbb5bcc06640e2852b4b5669590880c7","observation_id":"4b42a2cb-0c22-495a-b882-0b90970095b3","resolution":{"observed_at":"2026-08-07T19:14:17.493562Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.389232Z","title":"The factory pattern in api design: A usability evaluation","venue":null,"work_id":"643738d8-b5c7-4318-9714-5299dc97f0f7","year":2007},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.947164Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:02c27e38d3658f33158685cb3d6f4c51ae94c3265f9f887f84fed482c82508c1","observation_id":"d9865a9b-7bc3-43bc-8eb5-4f7a54eab96d","resolution":{"observed_at":"2026-08-07T19:14:17.400152Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.377498Z","title":"Compression-aware and performance- efficient insertion policies for long-lasting hybrid llcs","venue":null,"work_id":"17314a8e-4558-46b3-b940-e14e36124d9a","year":2023},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.950842Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:0ab9ff7c6a0431ee744b8f291008eaced118bde57912a22bffc5c9b9980c9480","observation_id":"0fbe2316-01a6-4211-a98b-b977840c028a","resolution":{"observed_at":"2026-08-07T19:14:17.381558Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.365006Z","title":"A survey on memory-centric computer architectures","venue":null,"work_id":"7eb014fe-36d5-4148-901b-1e73fc7db5df","year":2022},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.954529Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:3ffab4466646ff78d30d6e2c15791d9f1a65085d5b13a625fe7dac2a7c69bf39","observation_id":"b8d83fee-f9ed-4f2b-9ef7-5a5660a3d2c8","resolution":{"observed_at":"2026-08-07T19:14:17.369116Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.353699Z","title":"Processing-in-memory: A workload-driven perspective","venue":null,"work_id":"9e70dd41-9f2d-48bf-817d-dacd6243d6fc","year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.958111Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:0d63aee3a118959791a77cba5eaf7a834621cca0b18c12d5e7e7a2583db68504","observation_id":"9c5031db-b0b5-414d-9030-ce585330f424","resolution":{"observed_at":"2026-08-07T19:14:17.357344Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.341301Z","title":null,"venue":null,"work_id":"9613aeac-ca75-48b0-99fe-021089544601","year":2024},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.962462Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:050dcd396bd235c5602caaf86f9711864df3984ea36f910bc7769507b64fe21b","observation_id":"3823f15b-7c77-4028-b74c-88cd67ee0dd1","resolution":{"observed_at":"2026-08-07T19:14:17.345322Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.328874Z","title":"Guthaus, J.S","venue":null,"work_id":"c9371432-ab56-42f3-b958-c228fe1ba4cf","year":2001},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.966533Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:6791d92fc8d7981f51226e041a0b9c16680e79c81b0ab24229ef3ac4ea38da1d","observation_id":"f7009ba1-10f9-4aa8-a3ae-b60c87e870e9","resolution":{"observed_at":"2026-08-07T19:14:17.332864Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.250843Z","title":"Compute in-memory with non-volatile elements for neural networks: A review from a co-design perspective","venue":null,"work_id":"acb6cd8e-3969-4fc1-9d1f-6d4d80972d77","year":2023},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.970446Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:194d6446eb6d2ab83cda2acc17f9b0999ab8eb006da6ba8e33b9dc17a3634097","observation_id":"6482dd9a-3b56-43be-926e-db763cbeb825","resolution":{"observed_at":"2026-08-07T19:14:17.304756Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.137927Z","title":"Genssler, Georg von der Brüggen, Lars Bauer, Hussam Amrouch, Jian-Jia Chen, and Jörg Henkel","venue":null,"work_id":"100483e2-4bb3-4e7a-82ea-6ba89c536505","year":2020},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.974266Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:e5183cc01e7e1a9121b4c9415a17e369e32655354295260f5d47a9810fa89748","observation_id":"0b98d201-5abf-4141-9682-060705808e3a","resolution":{"observed_at":"2026-08-07T19:14:17.192527Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.124185Z","title":"Split’n trace nvm: Leveraging library oses for semantic memory tracing","venue":null,"work_id":"40395c7d-1552-48bd-af19-1274cc0a99f8","year":2020},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.978256Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:5e4ea281dcbfa90be96fa63f981e302c86ac9f10a148bbd18fc0b82a7c264de8","observation_id":"b227dbe1-6004-4a43-b8af-1171fd66c571","resolution":{"observed_at":"2026-08-07T19:14:17.127872Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.112983Z","title":"Genssler, Georg von der Brüggen, Hussam Amrouch, Jörg Henkel, and Jian-Jia Chen","venue":null,"work_id":"18836473-f28a-4730-bbde-5440e77e3ea2","year":2022},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.982338Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:562e11e3348c783809b9180224a7fd7e60107fd86ae5e95f984af07dca8a7d9d","observation_id":"0a4c1f33-4555-44e9-9908-5996bc07249a","resolution":{"observed_at":"2026-08-07T19:14:17.117652Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.101141Z","title":"Software-based memory analysis environments for in-memory wear-leveling","venue":null,"work_id":"7aa514ee-b151-4873-ae84-e8b650ea6f0d","year":2020},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.986118Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:1813d7553114898e1ba1cc1bfd8cc8ae4807e2f66a65cc822f7a065b44e3e21e","observation_id":"73c534ee-6186-4ae2-b4a5-7bc0c1b8f533","resolution":{"observed_at":"2026-08-07T19:14:17.105579Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.089391Z","title":"ALPHA: A novel algorithm-hardware co-design for accelerating DNA seed location filtering","venue":null,"work_id":"bc3eda3e-e68c-428d-bb3e-5c8845fe309c","year":2021},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.989829Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:fe2e355a277dee01e143de516a77b5af8d65fc747e22895dd34f8c3f6e458e80","observation_id":"de5f7e6b-b44b-4cfa-a9d1-f2f9371eadab","resolution":{"observed_at":"2026-08-07T19:14:17.094191Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.078284Z","title":"Hennessy and David A","venue":null,"work_id":"01805510-6619-45f5-8b95-4b4b0c643007","year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.993444Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:ec86ddb1617476446eeddea2483005c1c9d5fd99dad6dac80ea2406e0512b8cd","observation_id":"f0bb333a-1463-48f9-adc8-d464b9bcd9a8","resolution":{"observed_at":"2026-08-07T19:14:17.081867Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.065381Z","title":"Memory carousel: Llvm-based bitwise wear-leveling for non-volatile main memory","venue":null,"work_id":"ef7b1478-cf1c-44d0-a738-03f78b2109f9","year":2022},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:15.997155Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:66c795806984fa0384f62d3dad6a19ea656f717e6771c42cb7d9f39f208fc8cb","observation_id":"6f888fd4-b21e-42b1-8644-fcb0ab4584b5","resolution":{"observed_at":"2026-08-07T19:14:17.069260Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.052319Z","title":"Rapid nvm simulation and analysis on single bit granularity featuring gem5 and nvmain","venue":null,"work_id":"feccced4-ddf6-476e-b950-2f8fa3760c43","year":2023},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.000934Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:983acb86714474c17493b6377a56a767e89f558ed9d33d20d7c1dfcb707592ff","observation_id":"89cfc2b6-6594-4214-8f01-4fd2ff445aa4","resolution":{"observed_at":"2026-08-07T19:14:17.056202Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.039804Z","title":"Low power data-aware stt-ram based hybrid cache architecture","venue":null,"work_id":"1433df75-2eaa-48b7-93d7-10331e780989","year":2016},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.004860Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:c2b36887b7583644a82e7e1a6900d621d31028700266ded4ede654f7f78b10a3","observation_id":"b1265e79-8bb4-4abc-90ee-3138f12ea881","resolution":{"observed_at":"2026-08-07T19:14:17.043897Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.028505Z","title":"Hbm (high bandwidth memory) dram technology and architecture","venue":null,"work_id":"99d045e6-0321-4b81-a105-13b80375b76c","year":2017},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.008778Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:9f6626a7a88d5ec9fa4b57482ff855c0663a4b455885f49f90d48c55f447cd40","observation_id":"2e57e5e4-5023-41ed-8ae3-433d2e9a3cf2","resolution":{"observed_at":"2026-08-07T19:14:17.032671Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.016709Z","title":"Quantifying the energy cost of data movement in scientific applications","venue":null,"work_id":"52b1a58b-60cd-403e-81c7-f5b9131b3354","year":2013},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.012507Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:e34f2e17cbdf8651e00be363315382ee26e28f2293a75de6b36f6a65537a58c7","observation_id":"ef934379-cdaf-4e7b-a0ef-c8becaca8373","resolution":{"observed_at":"2026-08-07T19:14:17.020892Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:17.005069Z","title":"Rtsim: A cycle-accurate simulator for racetrack memories","venue":null,"work_id":"9e49d435-937b-4cd6-adac-b8875c8f2fd8","year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.016231Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:6376febe19d89ad91f970bc23a95f03067aaaf88440f4e2a65d338045bf89315","observation_id":"f2b5d4bb-1dd8-4fb7-b6ca-9f64a3ee7390","resolution":{"observed_at":"2026-08-07T19:14:17.009017Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.993627Z","title":"Nvmain extension for multi-level cache systems","venue":null,"work_id":"c68e0dec-cd67-4ad6-8382-30fedfda8a7e","year":2018},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.019874Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:092082dda71c5c8aff4952af2b5d227ced59a8092c5cd3f529ea12e442b74d21","observation_id":"f852e74c-73dd-4f7d-ae6f-9f4a877db59e","resolution":{"observed_at":"2026-08-07T19:14:16.997718Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.981076Z","title":"De Lima, Hamid Farzaneh, and Jeronimo Castrillon","venue":null,"work_id":"f7effd0b-9bcc-414b-84d7-c351672947a8","year":2024},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.023881Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:9f59732a0d24ecde74de6156e5aa258187dbf34715ce0686fe7d088d32e0206d","observation_id":"486cfb45-fee2-44cb-9e37-f1d2e43acefb","resolution":{"observed_at":"2026-08-07T19:14:16.985047Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.967216Z","title":"Downshift: Tuning shift reduction with reliability for racetrack memories","venue":null,"work_id":"bccfa785-9045-4192-b127-7c6b6c5cef7b","year":2023},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.027594Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:7afd7af14eedf29689d7e00202a27594d678dd8bd6bd31bdd29c49c045af741c","observation_id":"03129bc7-01d9-41ba-ae66-09fc62f50da0","resolution":{"observed_at":"2026-08-07T19:14:16.971684Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.954584Z","title":"Unikraft: Fast, specialized unikernels the easy way","venue":null,"work_id":"2dca4761-2c45-4958-b9f7-45e36bc47cdb","year":2021},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.031342Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:8b52ffeff7cc6e7b04dde672b405238ad6fa5230a3a89f96376a4589f840a921","observation_id":"8258f7e5-be00-4cb9-93f1-da9d3dfaadd5","resolution":{"observed_at":"2026-08-07T19:14:16.958880Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.942216Z","title":"A design and analysis perspective on architecting memory using domain-wall memory","venue":null,"work_id":"92c3eb24-e79c-4511-ad79-32723cfbf32e","year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.035795Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:185e42eb14cd9c6d79cc873459a3a989207be7dea477d246920e5c9db14e319b","observation_id":"17545184-b79a-4273-9b6a-d0e6a6beb821","resolution":{"observed_at":"2026-08-07T19:14:16.946333Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.930306Z","title":"Lee, Engin Ipek, Onur Mutlu, and Doug Burger","venue":null,"work_id":"45605ac2-9296-4dfd-a18a-3d731aa8424b","year":2009},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.039626Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:29435eb5a8c5820956a11efb2f5914718176d80f58bd5e0f874117bb49f596f1","observation_id":"93d13b49-3e2b-4e2f-a22c-ba13948d6ed5","resolution":{"observed_at":"2026-08-07T19:14:16.934307Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.917481Z","title":null,"venue":null,"work_id":"44b15b48-42e5-463f-995a-65635f9c976e","year":2021},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.043225Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:b89053f6fb775560d74898a9a310b02555c32c632350a2a8894986f5e74da05c","observation_id":"466f2c2c-200e-4c35-9ebd-d87c343e6187","resolution":{"observed_at":"2026-08-07T19:14:16.921918Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.904904Z","title":"A wear-leveling-aware dynamic stack for pcm memory in embedded systems","venue":null,"work_id":"51f59c97-3e81-4b44-9a09-2eed1673c9d0","year":2014},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.046935Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:cf88d4ac1585d350ddded585cfb013ddc864174aac914ffe6c31ebbfddecfaef","observation_id":"00b23c5a-615a-43b4-8227-e9bc7811b9a9","resolution":{"observed_at":"2026-08-07T19:14:16.909045Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.892532Z","title":"A wear leveling aware memory allocator for both stack and heap management in pcm-based main memory systems","venue":null,"work_id":"9ad0eac1-2395-4f86-b9f8-eeb7a1feb28c","year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.050664Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:9a2c0140bd74c432bce167cd43d57648527469c8405f1995d1e28cbc8fbcb7d1","observation_id":"7a7dfc54-a47b-4bb2-8a68-c12a96ccd0ab","resolution":{"observed_at":"2026-08-07T19:14:16.896857Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.880003Z","title":"Bitweaving: Fast scans for main memory data processing","venue":null,"work_id":"b7138483-a7b2-45b9-a4ca-6486042cce0c","year":2013},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.058196Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:820de28bca01489d6e9c2a7f5ec7bdc55bb8569706130947850bdebc8e282977","observation_id":"607f6818-f804-47d1-9178-8604bf281550","resolution":{"observed_at":"2026-08-07T19:14:16.884805Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.866859Z","title":"Disaggregated memory for expansion and sharing in blade servers","venue":null,"work_id":"53d5afec-8254-4e2d-9065-13d019bf50fe","year":2009},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.061735Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:53c78a80449c8fa5cf557bb9352522cd654b2f0af59fa57a8c960537a9186a68","observation_id":"eedc3fbe-4e04-421e-b89e-708f843cbda0","resolution":{"observed_at":"2026-08-07T19:14:16.871166Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.854595Z","title":"An experimental study of data retention behavior in modern dram devices: Implications for retention time profiling mechanisms","venue":null,"work_id":"23587f85-aac2-4720-9e0e-80562cfa568e","year":2013},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.065427Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:d701a1353907b37ca541086fd7f90d1703dd8be618eca9940372d5cc899554b5","observation_id":"a3ee9841-0708-4a1f-8d87-98898718017f","resolution":{"observed_at":"2026-08-07T19:14:16.858753Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.069578Z","title":"Lorensen and Harvey E","venue":null,"work_id":null,"year":1987},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.069578Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:6e548f1bcbea213ffda9e97b3881378c3d026ca58d7858cc8048e8b273967ac7","observation_id":"76f7dc50-688e-46ed-ae93-796dccbfcdd9","resolution":{"observed_at":"2026-08-07T19:14:16.069578Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.073145Z","title":"Marching cubes: A high resolution 3d surface construction algorithm","venue":null,"work_id":null,"year":1998},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.073145Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:c366e25a4f35dbe206ebb1aa2ef6566ef745bc29288ed2a6512d80c528a65da0","observation_id":"6c1b6578-98dd-45ef-a0a0-98b30a0f38ad","resolution":{"observed_at":"2026-08-07T19:14:16.073145Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.827915Z","title":null,"venue":null,"work_id":"aa68801b-d50b-4afe-97f0-c9279bea9a85","year":2020},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.077020Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:859dc2b8df1f372d87e0d7287cc6e901f9ecc5155216b2fc21483f68e45e2e08","observation_id":"f2eeb706-2707-473e-bbec-138334f35c9c","resolution":{"observed_at":"2026-08-07T19:14:16.831323Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.816247Z","title":"Tap: Reducing the energy of asymmetric hybrid last-level cache via thrashing aware placement and migration","venue":null,"work_id":"20a4b715-e1fe-49be-97d3-9e8152415e2f","year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.080955Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:a1225fe51463603001466c6387938026a65e6239cf8bfc34f6df3ee8b3a1863e","observation_id":"0663046a-38c4-4b00-a1e2-8aaa0dc2aabf","resolution":{"observed_at":"2026-08-07T19:14:16.819926Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.806621Z","title":null,"venue":null,"work_id":"982cdb7f-33c8-451f-b482-1fdbdb5c9239","year":1995},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.084836Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:88ed163eec9558875fe88e87c0035b9fac8fd353accefa725b7e73abf12fc067","observation_id":"161a6672-148e-4d1c-a67b-6b6f06af7844","resolution":{"observed_at":"2026-08-07T19:14:16.810087Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.795631Z","title":"Computing in-memory, revisited","venue":null,"work_id":"7dfda99b-e98c-4978-b3e4-08687db1a9a3","year":2018},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.088941Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:22bd8126e3809fecd8d3127938d3d73073cb992dd28d3a28fc592e4c85fecb46","observation_id":"8dd987b1-dc56-4b63-b669-f34061c3ada6","resolution":{"observed_at":"2026-08-07T19:14:16.799567Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.783795Z","title":"Kukner, G","venue":null,"work_id":"75d8e5c2-2e45-4a7a-8023-54505b970229","year":2024},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.092612Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:4ab1cc30d0a1da6ecad4b8def215f2916fbfed8d49981ef40ceced06b932e76f","observation_id":"6631a31d-e273-43e1-bf36-d98e4d3cb5e4","resolution":{"observed_at":"2026-08-07T19:14:16.787517Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.772698Z","title":"Vetter, and Dong Li","venue":null,"work_id":"2cb307bc-6e83-448f-ad72-a1232b519557","year":2014},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.096423Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:b769ed5b1aa2c4556da4c749076eed7e5a2cb9074956a875fc641ae86ad3cb62","observation_id":"0389d601-ab36-4cbf-a3d3-6cde5156d619","resolution":{"observed_at":"2026-08-07T19:14:16.776618Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.761348Z","title":"Matrix computation on distributed memory multiprocessors","venue":null,"work_id":"61e13135-b4a2-4a72-8af2-cb986fb24939","year":1986},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.100048Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:d65c1c719f4a59ff68e356b4f7e23507c99d8534031770b8c2d6601b6bda36fa","observation_id":"cd7e0b79-3ddd-48b0-ac95-09112ef5d4e4","resolution":{"observed_at":"2026-08-07T19:14:16.765551Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.749895Z","title":"Pimulator: a fast and flexible processing-in-memory emulation platform","venue":null,"work_id":"49d6bb32-58a2-4ec4-93a4-bf08b1ac9871","year":2022},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.103951Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:2db6d285746ad7e2edea925e7720294b07132e53dca12603500cf1cdafe1dcd2","observation_id":"c7249e77-c6d9-4a58-a79c-cc95c9c2d997","resolution":{"observed_at":"2026-08-07T19:14:16.754425Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.738357Z","title":"Processing data where it makes sense: Enabling in-memory computation","venue":null,"work_id":"b4359364-1d51-44df-8137-e5a9f27958c0","year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.107701Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:0afb767c5a6cd5068ad280186f4b9dbce9569f2d9f1bde73b514ad0d1341a4ef","observation_id":"f1bff1b7-6db5-4448-9006-a32c9cbd1f95","resolution":{"observed_at":"2026-08-07T19:14:16.742131Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.727312Z","title":"A modern primer on processing in memory","venue":null,"work_id":"d481aecf-7f64-42cb-ad3c-d91e1019855e","year":2022},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.111503Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:b422767a182953de0ee392e829f098a2298e1edbc41f2a985b5a6ce380845540","observation_id":"d660781d-0874-4315-87e4-871e5e79b8e8","resolution":{"observed_at":"2026-08-07T19:14:16.731494Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.715922Z","title":"Hmc 30g vsr specification","venue":null,"work_id":"7ed7b9b3-888e-4d8f-80d7-d45b64678ee9","year":2024},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.115003Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:204811f0dbeaa6a04e53b19e81c9e104056fdeb98eb51c004c805a3ed2f43f10","observation_id":"71022fab-9332-4246-9891-a674bbc16216","resolution":{"observed_at":"2026-08-07T19:14:16.719550Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.705668Z","title":"Wear-leveling aware page management for non-volatile main memory on embedded systems","venue":null,"work_id":"faf63cb2-1551-4e07-a3da-fc15b09a4d93","year":2016},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.118541Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:4d5e434c025b3f34e1359cd23386a06ef6344e93786a28fd27fc53e8bbdda3c8","observation_id":"8e5a79dc-29df-4899-9eca-db7a2755f99d","resolution":{"observed_at":"2026-08-07T19:14:16.708979Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.694731Z","title":"Quantifying the energy cost of data movement for emerging smart phone workloads on mobile platforms","venue":null,"work_id":"15f563e6-e3ad-43ee-a068-fed0f0d38ac0","year":2014},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.122400Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:5aa7aeeac582fa92c69b23c0f141a18a6374ffe6d836c407a96778bea8e0cb90","observation_id":"dd21133b-810e-4933-8f5f-edd265648fca","resolution":{"observed_at":"2026-08-07T19:14:16.698679Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.683432Z","title":"Nvmexplorer: A framework for cross-stack comparisons of embedded non-volatile memories","venue":null,"work_id":"195954ee-baf4-450d-a033-e27b4df43c5e","year":2022},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.126304Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:31ec4040439e7ed00daaa764de42043aa18f906729d2c8f7ce499c9b3f32ec9a","observation_id":"fd8bc31b-8e17-4122-ac32-bf58a94b5337","resolution":{"observed_at":"2026-08-07T19:14:16.687100Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.671074Z","title":"Philofsky","venue":null,"work_id":"8482d100-f8ea-4e5b-a016-3a123d837653","year":1996},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.129874Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:de67701838d2c7f52b20ca61c7dfca671566545ca7037027a92405cb859eda79","observation_id":"085cfbb0-e31c-433e-9c2b-8d8f582d002e","resolution":{"observed_at":"2026-08-07T19:14:16.675693Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.659590Z","title":"NVMain 2.0: A user-friendly memory simulator to model (non-)volatile memory systems","venue":null,"work_id":"bf97fc72-bd1e-46dc-8c81-78ebe7654c4f","year":2015},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.133430Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:d70cec10aed561405937ece1c3183f6cb4a79f5599f95ae47a4ff760be779c07","observation_id":"2b773810-ad00-4a5f-bb49-9815cd07edd0","resolution":{"observed_at":"2026-08-07T19:14:16.663524Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.648378Z","title":"Khan, Robert M","venue":null,"work_id":"9f72e143-85b5-460b-ae57-83b749e39d67","year":2022},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.137068Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:ec22a9896304752a38dbc629ae9c2e6dae811fcb2656bd0118cff71e3c67ecf8","observation_id":"80fd7566-6805-44c6-b207-350cf683f007","resolution":{"observed_at":"2026-08-07T19:14:16.652206Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.636526Z","title":"Qureshi, Michele M","venue":null,"work_id":"9f5571c3-fdef-4e4d-928f-41df5b290144","year":2010},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.140875Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:17b244080c90de2a797e7421c4b6a7504ab6393319c7754ff145d46ef0a66d02","observation_id":"9c03433d-0d6e-4b01-a69a-3a017f6b5525","resolution":{"observed_at":"2026-08-07T19:14:16.640684Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.625684Z","title":"Carlisle, John H","venue":null,"work_id":"17aef085-948d-4509-820f-37694d5c9ed9","year":1995},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.144464Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:1c92366009dae299d6ad25862d5ec46c54aff711dc6cc75ab7fd58a06445a244","observation_id":"330e9b85-30ba-4338-aef1-662cc82651d3","resolution":{"observed_at":"2026-08-07T19:14:16.629482Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.614141Z","title":"Santos, Bruno E","venue":null,"work_id":"e8d296a0-4257-4e10-8f5e-2324f58c43ca","year":2021},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.148203Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:b69614c55b7607569b7a67823467c406a8f35acdf8309bbd3091f78fac1007bb","observation_id":"8b210ff0-cb69-4a9f-aec3-a2ba71a35075","resolution":{"observed_at":"2026-08-07T19:14:16.618612Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.603130Z","title":"Dam: Deadblock aware migration techniques for stt-ram-based hybrid caches","venue":null,"work_id":"215fe2df-64de-4137-abba-e0914f938518","year":2021},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.151986Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:520df44ee0f5a22fd5d24cce7873ad91c07fa70f59059d08b1a33188bf26a90c","observation_id":"cfa8e2de-ca7e-40b2-8623-65da76899387","resolution":{"observed_at":"2026-08-07T19:14:16.606844Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.591362Z","title":"Rowclone: Fast and energy-efficient in-dram bulk data copy and initialization","venue":null,"work_id":"721c8fe2-0b14-4cd8-964b-0c986db2ea8e","year":2013},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.156355Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:40085635da97815531ad316c3d379f1977c0f07096da8024c5e0ab6cb5a44d1f","observation_id":"07eeccee-29f0-40e5-939b-a9a5b4761b64","resolution":{"observed_at":"2026-08-07T19:14:16.595767Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.578014Z","title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity dram technology","venue":null,"work_id":"55125462-33ae-4123-a9b8-9f3f00943c78","year":2017},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.160080Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:03d6b96e0951cc6ac2d3111276e9aae7f14b5e5eb3f8609e85f1af8211e5c99d","observation_id":"de67ffe7-325b-4674-adae-0e7d72f37870","resolution":{"observed_at":"2026-08-07T19:14:16.582220Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.565516Z","title":"Image processing and mathematical morphology: fundamentals and applications","venue":null,"work_id":"8637077d-9b51-4539-bf35-a364bb9a770f","year":2017},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.167542Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:a875575fdade50bb2c3633e3e06d81b4d95e3558e828994f1db4ee563aaf0fb4","observation_id":"3ce0a009-5d33-4f9c-82a7-e4faf4a20446","resolution":{"observed_at":"2026-08-07T19:14:16.569479Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.554323Z","title":"Integrated Devices for Artificial Intelligence and VLSI","venue":null,"work_id":"637f4756-dfe3-49bf-b143-1ffa91e8a789","year":2024},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.171154Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:28c6ade53d1fefee79ef92b5b7d55571d7f7d528ee1a4b7026c9d94da9006598","observation_id":"f6dd6ebd-3f9f-4ba2-add4-4a2a6e94722d","resolution":{"observed_at":"2026-08-07T19:14:16.558275Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.02921","last_updated":"2024-07-04T11:07:39Z","snapshot_observed_at":"2026-08-16T13:37:28.330281Z","submitted_at":"2024-07-03T08:53:54Z","title":"In-Memory Mirroring: Cloning Without Reading","version":2},"cited_work":{"arxiv_id":"2407.02921","doi":null,"metadata_source":"pith","pith_arxiv_id":"2407.02921","snapshot_observed_at":"2026-08-07T19:14:16.270752Z","title":"In-Memory Mirroring: Cloning Without Reading","venue":"cs.ET","work_id":"4a31e557-8ab9-4a15-b3be-f9c0e6885a51","year":2024},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.174925Z"},"links":{"cited_paper":"/paper/2407.02921","citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:f189fd18e0bd09a43d46e9a055054f3938502439878b897fa1402ac3e18c7ffc","observation_id":"c49b5658-b329-44e3-ba4c-ff1654fd2fb1","resolution":{"observed_at":"2026-08-07T19:14:16.277154Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.543104Z","title":"Srimani, A","venue":null,"work_id":"011eeab9-8939-4da0-8fc6-d494996a4f86","year":2023},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.179118Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:8af49ccf23cae1a7789e4be01fe270d0a748dc78112349d7ef2cd98ebbc0c1f2","observation_id":"b0ff4eb6-6b18-435e-9024-a16106f04455","resolution":{"observed_at":"2026-08-07T19:14:16.547076Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.530814Z","title":"Using bitmap index for joint queries on structured and text data","venue":null,"work_id":"5566a7d7-d1a3-4ee8-b957-b5e33ad6e884","year":2008},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.187272Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:4a01897ecd67b6e694036ab21351e1a32487b315ba31c8554a198d9f7c801f7a","observation_id":"6fbe3333-dd8b-4541-b3e8-8b0eab614409","resolution":{"observed_at":"2026-08-07T19:14:16.534496Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.417008Z","title":"A novel architecture of the 3d stacked mram l2 cache for cmps","venue":null,"work_id":"d696bcbe-492e-4084-a3f6-32d77e2ab18c","year":2009},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.190764Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:615f1f52cb128fc0b4be475b07d4fd6eda5a1afce25e063666bdf454163f4be1","observation_id":"e8abd127-c232-4a9a-8e9c-68ba1151d990","resolution":{"observed_at":"2026-08-07T19:14:16.522872Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.194428Z","title":"von Neumann","venue":null,"work_id":null,"year":1993},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":93,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.194428Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:5c226ab57a57fa25e3faca9d354b2964178a36e91356d1dccf0918d93f11a3c8","observation_id":"93c0ae7c-73dd-47b9-bfe1-9d8a094ffea8","resolution":{"observed_at":"2026-08-07T19:14:16.194428Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.396493Z","title":"Hybrid cache design under varying power supply stability - a comparative study","venue":null,"work_id":"dafbf61c-d891-4c27-9487-282d48e65684","year":2024},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":94,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.197987Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:0a7fe88dab32c455287e34f4c94716179528681c23acad19e337143dfc039b94","observation_id":"db4f413d-268a-4df5-af53-a820ba5b426a","resolution":{"observed_at":"2026-08-07T19:14:16.400429Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.384974Z","title":"To keep or not to keep - the volatility of replacement policy metadata in hybrid caches","venue":null,"work_id":"90a48d1e-a3c1-4dc5-8de7-0360265a8201","year":2024},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":95,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.202003Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:390e4a0c3cfad45b67cc6ada58da3586f0be1c688a43d67830eeb1d4e7f2af6c","observation_id":"56a24e0d-a0f3-47df-9d84-6c4ca6f6d40c","resolution":{"observed_at":"2026-08-07T19:14:16.388679Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.373511Z","title":"Effective stack wear leveling for nvm","venue":null,"work_id":"bd3bda12-9a4e-406f-b471-81a9abe3a3fe","year":2023},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":96,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.205679Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:c1afbc6146873ad939dcb8503d727675be93c577e47752c244fe81b924d6375a","observation_id":"3359e939-197b-4587-bab4-c9d31e3bfc72","resolution":{"observed_at":"2026-08-07T19:14:16.377739Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.361545Z","title":"Takeuchi, Xinyu Bao, H-S Wong, and Eric Pop","venue":null,"work_id":"d3e9602f-3826-4dc2-bb9f-60e5ef9a9ef0","year":2024},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":97,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.209259Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:3b98a6eecbbc8384e78e6de2db84a2703e69b45fd700734977e40896bd3d8444","observation_id":"6f211977-c95e-47c2-bf05-116a7689ce80","resolution":{"observed_at":"2026-08-07T19:14:16.365992Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.349763Z","title":"Power and performance of read-write aware hybrid caches with non-volatile memories","venue":null,"work_id":"939859da-adb7-4c21-9a9f-8aeee4322832","year":2009},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":98,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.213093Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:d58185c367500ebc709fc4fc2e0c65a86daa9d2d663a4a7737812e7ed03a54c2","observation_id":"e1054072-a162-4739-8a0e-7bdd4ad222b2","resolution":{"observed_at":"2026-08-07T19:14:16.354352Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.334696Z","title":"Mnsim: Simulation platform for memristor-based neuromorphic computing system","venue":null,"work_id":"8948ead0-550f-4774-b93b-aa9e6e737c37","year":2016},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":99,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.216802Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:c77f493012768a1aadba4f6c6aa402b52c803f850dbb6aa97968205256afec25","observation_id":"38597dcd-4230-4b3b-94e4-cf0135961c1e","resolution":{"observed_at":"2026-08-07T19:14:16.341410Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.322964Z","title":"Shifted Hamming distance: a fast and accurate SIMD-friendly filter to accelerate alignment verification in read mapping","venue":null,"work_id":"71424ec3-2739-47d0-99cc-d3c4026e04c7","year":2015},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":101,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.224662Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:c36ed38a87312738850a28bdc0c84825b2b03d67e7b50878d5560d3cc8035fa6","observation_id":"3115fc03-5f23-401c-9e34-21b80c2d82d6","resolution":{"observed_at":"2026-08-07T19:14:16.326938Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.310938Z","title":"Pimsim: A flexible and detailed processing-in-memory simulator","venue":null,"work_id":"cbbd78e1-56da-4589-978c-91a6982e16c1","year":2019},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":102,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.228193Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:aae4d78adec65d4142d8d89fab5c7c64feb9316b822b6e81762b306cb0bef743","observation_id":"a10ed66f-fbae-4985-b80b-46ae566e1419","resolution":{"observed_at":"2026-08-07T19:14:16.314954Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.298869Z","title":"A low power phase-change random access memory using a data-comparison write scheme","venue":null,"work_id":"c3e44113-8666-4775-a326-aaede5c9e0fe","year":2007},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":103,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.232237Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:e45e56909c5791f26f17939f4a86a308e8a6aace762dfa5e6712f14626d9ef27","observation_id":"e4d47738-f74c-4dc6-86a1-8a1c68bafafe","resolution":{"observed_at":"2026-08-07T19:14:16.302867Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:14:16.286585Z","title":"Remote Window","venue":null,"work_id":"71beafc6-6ff5-4a6e-81e1-37c3ec8e4353","year":2021},"citing_paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial","version":2},"reference_index":104,"source":"pdf_text","source_observed_at":"2026-08-07T19:14:16.235780Z"},"links":{"citing_paper":"/paper/2502.10167"},"observation_digest":"sha256:34ca68980fb8e949ff4d8604da750ab4ef3b2a6060aa25af3f52fce7f8186199","observation_id":"92416be5-800d-4376-b0c2-7a432f5838a7","resolution":{"observed_at":"2026-08-07T19:14:16.290634Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2502.10167","last_updated":"2025-03-10T12:10:30Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-18T10:26:05.752594Z","submitted_at":"2025-02-14T13:55:01Z","title":"Modeling and Simulating Emerging Memory Technologies: A Tutorial"},"reference_resolution":{"displayed":99,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":28,"verified_exact":1,"verified_fuzzy":70},"total_outbound_references":99},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 99 of 99 outbound references and 0 inbound Pith citation observations for arXiv:2502.10167."}