{"as_of":"2026-08-18T17:36:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:5d76d5af1d089d54a84979725b63ca4192619e12857a14c947aa3892a6b77cd6","coverage":[{"denominator":29,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":29,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T19:04:12.770202Z","state":"measured"},{"denominator":29,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":29,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2502.10194/citation-record","integrity":"/paper/2502.10194/integrity","json":"/paper/2502.10194/citation-record.json","paper":"/paper/2502.10194"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:13.085340Z","title":"The risc-v instruction set manual volume i: User-level isa document version 20191214-draft„","venue":null,"work_id":"fac85f34-611c-4803-bcfc-beab55d64c4b","year":2019},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.674042Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:94e5e85337bcec2acb32ccf0b130a09e4e6fcaea9ec35bd78da2b006fe4d00da","observation_id":"5a471720-cee7-4f5a-92c7-5e6d6331bbb3","resolution":{"observed_at":"2026-08-07T19:04:13.088211Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:13.077422Z","title":"The risc-v instruction set manual volume ii: Privileged architecture document version 1.12-draft„","venue":null,"work_id":"3d2170f2-2546-42c7-847e-1c065b68c257","year":null},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.678360Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:cd439a618e07742fa51daa5b9f4840d7ac0a8a273f899593fb70665f4d3df630","observation_id":"1a7a2ac4-c445-4ed4-a98a-9bbec0d7831d","resolution":{"observed_at":"2026-08-07T19:04:13.080535Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:13.061193Z","title":"[online] available: https://riscv.org/","venue":null,"work_id":"a8a2ba5e-033a-4d4f-9968-0f7b4d43092e","year":2024},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.685719Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:c0f32101b11dc2ae5bbd9a809776a5fcd33281d43b7de3833e85f7f94a42030b","observation_id":"1248858c-49fc-449f-a150-aa1b798a79ac","resolution":{"observed_at":"2026-08-07T19:04:13.063935Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:13.052781Z","title":"Risc-v instruction set architecture extensions: A survey,","venue":null,"work_id":"8c30e811-cbc9-40c8-978d-3ecbe21bcbd7","year":2023},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.689752Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:368bb75acedf06b89d92f5b277b99ce6e8596f5157bb88c59678fe00f58c096c","observation_id":"405fb287-3cdb-4033-b10b-55f520b2d4c2","resolution":{"observed_at":"2026-08-07T19:04:13.056087Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:13.043982Z","title":"Risc-v resource-constrained cores: A survey and energy comparison,","venue":null,"work_id":"9185231b-823e-4d81-9722-aa7a8a6de712","year":2021},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.693690Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:4a19d8b911c6bb694d9b6e1c8f1efaab8ed38783b37b26fdc612589a7fd18285","observation_id":"0e654a24-cdc0-4595-8463-63917097b496","resolution":{"observed_at":"2026-08-07T19:04:13.047417Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:13.034523Z","title":"Towards automatic property generation for soc se- curity verification,","venue":null,"work_id":"fab5d555-d9d4-41fd-af97-c3046137d4ee","year":2022},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.697465Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:87b4773da0fd72631508765d34c7da43234612f0b8e23038d88f55ead17f26b0","observation_id":"c009a83e-a830-457a-a8ea-485e1f2c9304","resolution":{"observed_at":"2026-08-07T19:04:13.037895Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:13.025117Z","title":"Ieee standard for system, software, and hardware verification and validation - redline,","venue":null,"work_id":"7ff06f40-3902-496b-9c04-7720ba148a51","year":2016},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.701086Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:e5d6700b79bc3bbaa7c6ca67d651303a1c1f2e6512d82b74590d375116fc5bb4","observation_id":"3d9a3e5a-e401-49c2-9cc6-40415be5fabb","resolution":{"observed_at":"2026-08-07T19:04:13.028531Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:13.005048Z","title":"Accessible formal verification for safety-critical hard- ware design,","venue":null,"work_id":"4910f3a2-42f0-4ea4-964d-966dde0b23fd","year":2006},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.707692Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:a2d2bd0fefd326f240bc38ed1796de1946a7d533c696b1d3ad8c17457b43621d","observation_id":"7789d229-8ce3-446f-8748-c9ca726dba3b","resolution":{"observed_at":"2026-08-07T19:04:13.008956Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.995695Z","title":"Formal verification of hardware support for advanced encryption standard,","venue":null,"work_id":"5dbf69ab-a7e4-47e8-be14-f0d527545619","year":2008},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.710610Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:13cff0fd477b39c1709f8fe31184182771c85ef3f4144737d3e6f413b74cecd7","observation_id":"51510abb-44be-4bd0-abb0-26e8e7858ed1","resolution":{"observed_at":"2026-08-07T19:04:12.999180Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.986548Z","title":"A study on the assertion-based verification of digital ic,","venue":null,"work_id":"cd3a9015-cdfe-4691-a307-570ef76ea64a","year":2009},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.713567Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:b1fc5099bff2e486dfbf4b497a96a8bd075a2aa51814c39035585d54f243527e","observation_id":"2791afe1-ad25-4779-8f3b-2b64b564c678","resolution":{"observed_at":"2026-08-07T19:04:12.990108Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.975639Z","title":"Security and fault diagnosis-based assertion-based verification for fpga,","venue":null,"work_id":"32c451bd-f52f-48d0-8a5a-69d59f2f69a6","year":2019},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.716983Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:4d0359a7a8591f88255795e74ff7fe1b6adac4a666f3a2bedaf26d5a60533fa8","observation_id":"3bdbf0b7-99b1-43e5-8955-69936c28b67c","resolution":{"observed_at":"2026-08-07T19:04:12.979921Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.966931Z","title":"Systemverilog assertion based verification of amba- ahb,","venue":null,"work_id":"0edb6631-0394-4cf5-9e69-c5153611cec1","year":2016},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.719907Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:2a2225500223db40792d46bf55e671138213daccc496677a3f819bea5eb866d2","observation_id":"599c8fec-0dda-462e-980e-e9f882b1f553","resolution":{"observed_at":"2026-08-07T19:04:12.970127Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.958027Z","title":"Practical assertion-based formal verification for soc designs,","venue":null,"work_id":"0f0aede9-c12f-4897-8274-815e0adfd3f1","year":2005},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.722888Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:5574de15e546cc1f6838a45da71d9263daffd02df049021cbbd90773daf7402a","observation_id":"662b1aac-656a-406b-8356-247431f1a5ee","resolution":{"observed_at":"2026-08-07T19:04:12.961088Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.948426Z","title":"Property based formal security verification for hard- ware trojan detection,","venue":null,"work_id":"f3409018-7fb4-4dbf-9e12-3aaedccc4343","year":2018},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.725729Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:ffb30dc567c3faacef7dc84eba9815b3b35ef185ddf01108ad67686ddff080c3","observation_id":"2579847a-2aa0-4152-9793-9e7069ebdd6c","resolution":{"observed_at":"2026-08-07T19:04:12.951575Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.926957Z","title":"Fault attacks on access control in processors: Threat, formal analysis and microarchitectural mitigation,","venue":null,"work_id":"6e6c585f-020f-4e0f-a35c-2598eb31071c","year":2023},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.731516Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:d3c085d047213351a0129a4246eb369bc722ae6bd734827450822bff2e34bfa5","observation_id":"76ca7d16-ca2b-4a55-947c-e1d86a153476","resolution":{"observed_at":"2026-08-07T19:04:12.930894Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:13.015318Z","title":"Invited: Formal verification of security critical hardware- firmware interactions in commercial socs,","venue":null,"work_id":"510ca1d4-d1f2-4e62-9a2e-e2807ec24b73","year":2019},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.734197Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:2ae8f90e963ec94214c1559a6a220fd405e69a7eb5295d5e3250fdb50d5e1ac6","observation_id":"5f4179df-21b5-44db-93d9-ef95ac62eeec","resolution":{"observed_at":"2026-08-07T19:04:13.019184Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.914989Z","title":"Formal verification of security properties on risc- v processors,","venue":null,"work_id":"93ec0d87-2215-409d-99fb-be58a4d48413","year":2023},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.737128Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:8ac3df4bac20e518b85bfa3732c0f686b0296bd3d08ca11035c841ec92ea67c9","observation_id":"f81c5127-0cee-44ac-bd54-673ae37c86a3","resolution":{"observed_at":"2026-08-07T19:04:12.918896Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.938560Z","title":"Security verification of risc-v system based on isa level information flow tracking,","venue":null,"work_id":"d1093edd-3f2c-42ef-ba90-ff0e37ef589d","year":2023},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.740202Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:a589921cbcac315e3cbca2a2061da40d885af5fcf7946a7e05a50b5149770924","observation_id":"b1429969-c8e3-49bd-8fab-aefc7f6d519f","resolution":{"observed_at":"2026-08-07T19:04:12.942008Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.903312Z","title":"Formal verification of correctness and information flow security for an in-order pipelined processor,","venue":null,"work_id":"6f77c016-c19e-49c2-b88d-c52afab7bf44","year":2023},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.742806Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:d8a49df497b7d637d0f70497c47c20c228c213e08dd0ad83e06c7a757fa6fb28","observation_id":"9d045eee-898c-41f9-9fac-63dcd1084c9a","resolution":{"observed_at":"2026-08-07T19:04:12.907081Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.891747Z","title":"Transys: Leveraging common security properties across hardware designs,","venue":null,"work_id":"ab9405a4-e712-435e-95de-ee05c9121787","year":2020},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.745802Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:b3ec7795bacdc3a29399a1030559abe3ac7278f03d964b8c5b4c3669c2f79e0f","observation_id":"ee80e8c5-0e71-413e-a1d7-e7fa7d05eb16","resolution":{"observed_at":"2026-08-07T19:04:12.895676Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.881643Z","title":"Hardware security in practice: Challenges and opportu- nities,","venue":null,"work_id":"f631e030-edb5-452d-97ad-99ad925a7706","year":2011},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.748896Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:458cbbad65875fdc5055d8a7193b91399ae927027f6f66bdf3b36ffd027670c8","observation_id":"4c4670b5-5f8e-4bf0-8b5e-3c9445c03f2c","resolution":{"observed_at":"2026-08-07T19:04:12.885421Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.871176Z","title":"Design of a generic security interface for risc-v processors and its applications,","venue":null,"work_id":"c13193cc-52a4-4dc8-bd65-257b0fc59c33","year":2018},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.751727Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:886da912cd7a2e4d2c72397ce80c2ef7b1cd0c564a68909088ebeb9de72532b4","observation_id":"68cfae5a-76ce-49c3-8718-c6a72634bbb4","resolution":{"observed_at":"2026-08-07T19:04:12.875099Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.859802Z","title":"Reusing verification assertions as security checkers for hardware trojan detection,","venue":null,"work_id":"4e13ed94-398e-4c4a-9c68-032ef01928c6","year":2022},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.754568Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:d37784907cad2b51e03354aae812b64096693b7849eaf5d2e1490207b73a18ff","observation_id":"59dfa73d-c1bb-4603-a3ad-31545e2fafcf","resolution":{"observed_at":"2026-08-07T19:04:12.863608Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.848274Z","title":"Sentaur: Security enhanced trojan assessment using llms against undesirable revisions,","venue":null,"work_id":"3ae11738-5569-4dc6-b65c-52353e778ec5","year":null},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.757709Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:abcce108c91ec5a892de43fcc98eca6a667bc155d6be54a5e6811a2c46b117ef","observation_id":"3c6c13f7-e26c-4780-8e9f-185a1d9f18f0","resolution":{"observed_at":"2026-08-07T19:04:12.852455Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.836591Z","title":"Systemverilog assertions handbook,","venue":null,"work_id":"e189c3f5-0048-4445-b23e-4064dbe46cde","year":2016},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.764569Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:4f3a3d0f687ecabda76aad859788c3980c8f1a96b9c1fc230297cb7276371b27","observation_id":"fd3fbfe8-9588-4d23-b0ff-0988ae10ecda","resolution":{"observed_at":"2026-08-07T19:04:12.840316Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.825030Z","title":"Ns31a : Risc-v 32bit cpu which supports iso26262 asil d,","venue":null,"work_id":"6e881c5b-3433-496f-b0f8-b58793ecc092","year":null},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.767330Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:81bfd55583fc352d92a597955426a1e6a0d416edf2587142f763da154790ee38","observation_id":"fadda115-5041-4259-8bf7-c2a7760f0365","resolution":{"observed_at":"2026-08-07T19:04:12.828534Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:12.814006Z","title":"Ibex risc-v core,","venue":null,"work_id":"4f99b51f-78ce-45f9-84f8-d1f040800217","year":null},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.770202Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:a4ad1e9ff71d8da0fd17a8ddf522fc0d06363d18556952831d3874cf1c2a5340","observation_id":"cdd2b526-4dbf-40c7-a38a-f5e0cd26b174","resolution":{"observed_at":"2026-08-07T19:04:12.817374Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T19:04:13.069189Z","title":"Available: http://nic.vajn.icu/PDF/GigaDevice/RISCV- Privileged.pdf","venue":null,"work_id":"1f169703-6ced-4cee-806e-f76bfffdc264","year":null},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.682078Z"},"links":{"citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:4c2c934798bddd03734b26d2e6195ebf4c71a420e6839065f085f4f751caed3b","observation_id":"d5754130-5f12-4e71-bf1a-fcbdf93f6498","resolution":{"observed_at":"2026-08-07T19:04:13.072127Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.12352","last_updated":"2024-07-17T07:13:06Z","snapshot_observed_at":"2026-08-16T13:33:32.081569Z","submitted_at":"2024-07-17T07:13:06Z","title":"SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions","version":1},"cited_work":{"arxiv_id":"2407.12352","doi":null,"metadata_source":"pith","pith_arxiv_id":"2407.12352","snapshot_observed_at":"2026-08-07T19:04:12.799736Z","title":"SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions","venue":"cs.CR","work_id":"f2956f62-a82f-41a7-b6c0-9d2b63990a49","year":2024},"citing_paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-07T19:04:12.761024Z"},"links":{"cited_paper":"/paper/2407.12352","citing_paper":"/paper/2502.10194"},"observation_digest":"sha256:4767d05339e02326d9b239fb5c26c38238bb8829060b9a559fae3a2b8e1ebd37","observation_id":"8c0caccd-7e26-40e4-bfbb-593b5ad1963e","resolution":{"observed_at":"2026-08-07T19:04:12.805557Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2502.10194","last_updated":"2025-02-14T14:36:47Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-07T18:58:46.587296Z","submitted_at":"2025-02-14T14:36:47Z","title":"Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study"},"reference_resolution":{"displayed":29,"state_counts":{"malformed_identifier":0,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":28},"total_outbound_references":29},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 18 August 2026, this Paper Citation Record lists 29 of 29 outbound references and 0 inbound Pith citation observations for arXiv:2502.10194."}