{"as_of":"2026-08-18T06:18:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:9cae62a674357d5ff17df3a3e2ec668a07812847f016a989cf903ea4997011ae","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-17T06:30:58.91139+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T15:49:54.841637Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-15T15:49:55.289935Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2502.12732","last_updated":"2025-02-18T10:48:16Z","snapshot_observed_at":"2026-08-16T12:57:23.211700Z","submitted_at":"2025-02-18T10:48:16Z","title":"Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment","version":1},"cited_work":{"arxiv_id":"2502.12732","doi":null,"metadata_source":"pith","pith_arxiv_id":"2502.12732","snapshot_observed_at":"2026-08-15T15:49:55.289935Z","title":"Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment","venue":"cs.LG","work_id":"1dac89e8-ac9f-4f4b-9c4e-bc156ac06320","year":2025},"citing_paper":{"arxiv_id":"2509.21886","last_updated":"2026-06-16T04:35:24Z","snapshot_observed_at":"2026-08-16T23:39:24.253567Z","submitted_at":"2025-09-26T05:22:32Z","title":"TRACE: Learning to Compute on Circuit Graphs","version":3},"reference_index":31,"source":"arxiv_source","source_observed_at":"2026-08-15T15:49:54.841637Z"},"links":{"cited_paper":"/paper/2502.12732","citing_paper":"/paper/2509.21886"},"observation_digest":"sha256:7c2183754421f93a59d22ca58b20f3eabffc8b9bfab60d99f947f7b80693bf68","observation_id":"a39d8c94-26b1-447f-8de1-ce5b79494103","resolution":{"observed_at":"2026-08-15T15:49:55.295884Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2502.12732/citation-record","integrity":"/paper/2502.12732/integrity","json":"/paper/2502.12732/citation-record.json","paper":"/paper/2502.12732"},"outbound":[],"paper":{"arxiv_id":"2502.12732","last_updated":"2025-02-18T10:48:16Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-16T12:57:23.211700Z","submitted_at":"2025-02-18T10:48:16Z","title":"Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"thesis":"As of 18 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2502.12732."}