{"as_of":"2026-08-19T11:03:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:c8466c7c6d6711f78d2d9a4e3308715bc84c3ead8f8e863e2a6383d3c5f6a881","coverage":[{"denominator":50,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":50,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-09T10:49:51.844347Z","state":"measured"},{"denominator":51,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":51,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-19T06:32:44.657259+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-07-03T17:31:06.732545Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T17:38:43.473092Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"cited_work":{"arxiv_id":"2503.11658","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2503.11658","snapshot_observed_at":"2026-07-03T17:38:43.473092Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation,","venue":null,"work_id":"2a9d2e2f-4571-4bb5-872a-e4cfb500a58f","year":2024},"citing_paper":{"arxiv_id":"2607.01609","last_updated":"2026-07-02T02:24:00Z","snapshot_observed_at":"2026-08-16T17:11:38.303052Z","submitted_at":"2026-07-02T02:24:00Z","title":"SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-07-03T17:31:06.732545Z"},"links":{"cited_paper":"/paper/2503.11658","citing_paper":"/paper/2607.01609"},"observation_digest":"sha256:8e8363efd7a94052f2c62dcd437c983c7ca829816acd054a94d991515fe40707","observation_id":"3eb3291a-9e54-44fc-baad-b2c3349102dc","resolution":{"observed_at":"2026-07-03T17:38:43.474546Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2503.11658/citation-record","integrity":"/paper/2503.11658/integrity","json":"/paper/2503.11658/citation-record.json","paper":"/paper/2503.11658"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2021.30653","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.800322Z","title":"Applications of Arti ficial Intelligence on the Modeling and Optimization for Analog and Mixed- Signal Circuits: A Review,","venue":null,"work_id":"e2e15498-7446-43e8-97bd-3fab8fbb0cd4","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.572132Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:512257345e0bd072703cba6dadcf295055cb1ca069ffa456239c915b346de144","observation_id":"835ded14-cf9a-4fc2-ba9b-d6206019f3a2","resolution":{"observed_at":"2026-08-09T10:49:55.808117Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.725302Z","title":"AnGeL: Fully -Automated Analog Circuit Generator Using a Neural Network Assisted Semi - Supervised Learning Approach,","venue":null,"work_id":"d705ff6b-8b36-44de-a85b-68dc29c22ca6","year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.578865Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:ae577dcaae56b85f0e5a87f1fc39ba5c9017d5f38ec4c7613d5614c70cb11ec4","observation_id":"8446ab7e-cc27-4715-af41-372bc7c7f9e9","resolution":{"observed_at":"2026-08-09T10:49:55.730225Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.572054Z","title":"An Automated Circuit Topology Generation and Optimization Method for CMOS Low -Noise Amplifiers,","venue":null,"work_id":"c4f2bd97-dac4-47cf-9b0f-eee6639b9e33","year":2025},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.584468Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:43166a02820002ddc9cdb556fb4f3cdbe7aa0921adf32b22e3ae6163e42ee946","observation_id":"ed884649-f3d7-4e1e-b57b-37eb189cf654","resolution":{"observed_at":"2026-08-09T10:49:55.577478Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.152469Z","title":"A novel mobile application for circuit component identification and recognition through machine learning and image processing techniques,","venue":null,"work_id":"8410cb5f-55b7-47ac-b6f3-82334308718c","year":2017},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.589853Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:7f4283856f3ef9cb28109529c67e53003ddd036a8c12cd9b2241fbe2cc0f1ce6","observation_id":"04668d1a-c8ee-4da4-87de-a72b1f7c68e2","resolution":{"observed_at":"2026-08-09T10:49:56.157132Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.137984Z","title":"Circuit recognition with deep learning,","venue":null,"work_id":"2884f9a7-f497-4e58-9ab7-cb87e2f72857","year":2017},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.595345Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:e40e1ffebe1ede5daf6a1640dc877dc6cf08b8864d8d8be43ccbd82a9437fbd8","observation_id":"3b677256-db8c-4ada-a954-c59aa1032644","resolution":{"observed_at":"2026-08-09T10:49:56.142740Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.122903Z","title":"Offline hand-drawn circuit component recognition using texture and shape -based features,","venue":null,"work_id":"9cba714a-0ea9-4208-9965-0581dc44b169","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.601401Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:e88c3ef54ac56defcd419c3a9a399138fa82a4ce4b3fbf98cc63221a45b1d1a0","observation_id":"f65768e7-9c1c-4d9c-ba23-f5be4cb0994c","resolution":{"observed_at":"2026-08-09T10:49:56.128018Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.107975Z","title":"Library -free structure recognition for analog circuits,","venue":null,"work_id":"0997f8b0-cf77-4d1c-b9fd-719aaf7d6671","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.608294Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:5ac477454575c480e265233cc8bac1f38b1776992c1261ee7782490a6945e97f","observation_id":"18b0aec9-a16c-4b0b-ac1e-de70c9d0ea1b","resolution":{"observed_at":"2026-08-09T10:49:56.113053Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.388429Z","title":"Deep Learning for Instance Retrieval: A Survey,","venue":null,"work_id":"e4c3d4f5-b464-4ad8-813e-fcecaa939639","year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.615381Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:4dfd4c6067b9b9dc5295003d89e44b18ba98a411cdf62b2d2e9289d7974328df","observation_id":"05316a78-6270-4ed4-b987-b3341a9b1b8a","resolution":{"observed_at":"2026-08-09T10:49:55.393357Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.230016Z","title":"A Decade Survey of Content Based Image Retrieval Using Deep Learning,","venue":null,"work_id":"0a257f26-1821-40c4-a511-30688cf86470","year":2022},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.622793Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:d87ac32d7ec20ee69d8eff2aca22e9f6d6a04ebff7ad07c375e112c38c3582d0","observation_id":"2a20f014-0e3c-4e3c-adbb-908746da9420","resolution":{"observed_at":"2026-08-09T10:49:55.235079Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.057453Z","title":"Diagram Image Retrieval and Analysis: Challenges and Opportunities,","venue":null,"work_id":"ef56c584-5d8b-43b2-800e-0aff3b04f5cb","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.627989Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:2b21632a5c24701e85f38e2df6b822aeb45b0806dcbeb9f219f4db74dbdcdaf3","observation_id":"fb1d46ec-2e7d-4005-abf6-a37f1ecacc24","resolution":{"observed_at":"2026-08-09T10:49:55.062348Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:54.882322Z","title":"Network Science Meets Circuit Theory: Resistance Distance, Kirchhoff Index, and Foster’s Theorems With Generalizations and Unifi cation,","venue":null,"work_id":"efd02212-e308-4145-8fd9-5a97527d94d1","year":2019},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.633856Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:1855241b0355349b3141dbcbbbd77ae754de3e4ff6feafba3a9cc014c89b8681","observation_id":"d79b8ef8-2aba-46a1-a329-6402302b8cc1","resolution":{"observed_at":"2026-08-09T10:49:54.887270Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:54.698913Z","title":"A Comprehensive and Unified Procedure for Symbolic Analysis of Analog Circuits,","venue":null,"work_id":"3596a315-9b13-4a75-8307-c6115b3d4dc6","year":null},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.639575Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:78077821506933e76537815b8a8a3869b9d57a706bb2e87f2eb688fbc1488058","observation_id":"672482ef-7109-4548-b7c8-46d945f03bfb","resolution":{"observed_at":"2026-08-09T10:49:54.703686Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.16406","last_updated":"2024-02-09T13:38:15Z","snapshot_observed_at":"2026-08-18T20:58:47.106220Z","submitted_at":"2023-08-31T02:20:25Z","title":"CktGNN: Circuit Graph Neural Network for Electronic Design Automation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.16406","snapshot_observed_at":"2026-08-09T10:49:51.644806Z","title":"CktGNN: Circuit graph neural network for electronic design automation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.644806Z"},"links":{"cited_paper":"/paper/2308.16406","citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:822483f23a00c022a8484cdb275e9a0e8f42466dcabd9bf0b02a4582284885c6","observation_id":"814687f5-639f-45fa-8ef7-acdb5c914915","resolution":{"observed_at":"2026-08-09T10:49:51.644806Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:54.513392Z","title":"Graph Attention -Based Symmetry Constraint Extraction for Analog Circuits,","venue":null,"work_id":"f9d87595-86cf-4d3d-983b-6248b56d0df0","year":2024},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.650471Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:b9744dcce68569ea446440bf90ce4f69e783b5bd5c87bae2132bebc9220aeab2","observation_id":"06946634-fcb8-4591-a4f7-3ffcefe2a21e","resolution":{"observed_at":"2026-08-09T10:49:54.518519Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.091756Z","title":"GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits,","venue":null,"work_id":"c0f6ebc0-fb84-4b24-96a2-dfd60969c6d1","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.655928Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:9054bed04b42dc7ada300a7be7030f4677a2554b6b25c55387fffe01b7f02a11","observation_id":"9e0ebf5d-c16c-4ef5-8416-9bf608e76778","resolution":{"observed_at":"2026-08-09T10:49:56.096736Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:54.332433Z","title":"Pretraining Graph Neural Networks for Few-Shot Analog Circuit Modeling and Design,","venue":null,"work_id":"a4a89888-2987-42d9-9f2d-b8bf6adc60c3","year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.662194Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:a4f49faff5981a288216aad1a8011c38d275d4598fbe0624dcf073a97cb42212","observation_id":"a5f69797-604e-4012-a3c3-ba3a13274fcd","resolution":{"observed_at":"2026-08-09T10:49:54.337097Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:54.146846Z","title":"A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise,","venue":null,"work_id":"e9425226-8f1c-4512-97d3-17e951419182","year":2015},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.667998Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:600b10e0d4d5e023270a43d0b4419779141a6b77d0fc16de3db7111022617c0d","observation_id":"3e951639-eeff-4a8e-afc4-1a263d3224d4","resolution":{"observed_at":"2026-08-09T10:49:54.151545Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.077467Z","title":"Why are graph neural networks effective for eda problems?,","venue":null,"work_id":"6ea8f578-ee82-446c-b578-76cca7703aa5","year":2022},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.674099Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:c45bfd707cd750f7d1f5b4ca01fa9e510bea18e8c609caec3399c4dca2ec95d3","observation_id":"01032db5-1b39-4d75-bdcc-7576258ae866","resolution":{"observed_at":"2026-08-09T10:49:56.082070Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:53.969789Z","title":"ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Networks,","venue":null,"work_id":"a458775a-4bf7-47f7-978f-e9e85a2e3ef5","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.679937Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:ec08f91483cdf7535db0808700fa36f0e612e7ac6de309e7950922d95102e0ee","observation_id":"28ccc254-383d-4ddf-8c4a-c27ef426e736","resolution":{"observed_at":"2026-08-09T10:49:53.974430Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:53.785969Z","title":"GNN-RE: Graph Neural Networks for Reverse Engineering of Gate -Level Netlis ts,","venue":null,"work_id":"732b68e0-5b65-49ee-b170-540254c30eae","year":2022},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.685690Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:6aeb2e15be0a609ae0da76c4adc2657ec1bab10506ac64dc72728dba30c27137","observation_id":"d4f5fe19-011d-4be8-a50e-131dac464357","resolution":{"observed_at":"2026-08-09T10:49:53.790777Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.062548Z","title":"Fully Automated Analog Sub -Circuit Clustering with Graph Convoluti onal Neural Networks,","venue":null,"work_id":"4b454841-ac74-4337-bf78-606faace685f","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.697514Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:f7e44a20945e48dcf973120e73cf4f71d6900d4490b6183fa9ec8baf40d04863","observation_id":"794ebf51-d0d1-4553-ad76-8baebd1d9de4","resolution":{"observed_at":"2026-08-09T10:49:56.067506Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.047668Z","title":"Analog Layout S ynthesis with Knowledge Mining,","venue":null,"work_id":"b1676976-dbce-4373-b7d0-451e70429814","year":2015},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.702560Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:718328c22e8532629ecd6b7800d619bdfb946f6fdc2479d799321f4951298318","observation_id":"234e953c-df2c-4083-b3b5-e409e74b88ea","resolution":{"observed_at":"2026-08-09T10:49:56.052568Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.032509Z","title":"Generalized Constraint Gen eration for Analog Circuit -Design,","venue":null,"work_id":"62d1a35d-5e01-4d26-acec-474072525f86","year":1993},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.708299Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:d333b9f34a3ee38517aaece22002298784badebf8c0e83cb1f1462e984620acd","observation_id":"b66be89a-4361-464b-b5ba-2177047e5c32","resolution":{"observed_at":"2026-08-09T10:49:56.037334Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.016739Z","title":"GCN -RL Circ uit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning,","venue":null,"work_id":"b7cd38b1-be81-4b6e-8849-37d86753bc56","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.714600Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:56d868c2b84983cbc8486724dfc884bcc6b0b374f70045a041eadf95434e7c78","observation_id":"04ba62ff-06c7-4ceb-8f97-a4c225d3a23d","resolution":{"observed_at":"2026-08-09T10:49:56.021763Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:53.584487Z","title":"Universal Symmetry Constraint Extraction for Analog and Mixed -Signal Circuits with Graph Neural Networks,","venue":null,"work_id":"8860cbe0-482e-4a32-be70-eb2389ba3ca4","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.720408Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:f78a3993a1ae386d358fce748088ba833088e85da39d4b177771f9863c7702c0","observation_id":"99beaa9f-78a9-4cc5-b5b8-5b3773539074","resolution":{"observed_at":"2026-08-09T10:49:53.590186Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.001772Z","title":"Symmetry constraint based on mismatch analysis for analog layout in SOI technology,","venue":null,"work_id":"eb943c8e-0839-4219-a696-079f94a9a1c1","year":2008},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.726716Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:ee43f6672efcfafa7a153fb44f34c2e39f4373e57e64912cd5c09e999faf280d","observation_id":"a1ee1ee8-68d7-414b-87fe-ebd4ed54f89f","resolution":{"observed_at":"2026-08-09T10:49:56.006753Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.972443Z","title":"A customized graph neural network model for guiding analog IC placement,","venue":null,"work_id":"91a64a2c-1920-4c10-8daa-0024c3283465","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.738175Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:4111aa7f37aa5f8de09d2914a117a5d75e5a8395ca2de08f8fb20f9e48433504","observation_id":"e8c65329-e4d9-4369-81e9-7c0455919c5a","resolution":{"observed_at":"2026-08-09T10:49:55.977095Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2004.13464","last_updated":"2022-02-07T10:49:50Z","snapshot_observed_at":"2026-08-16T03:08:23.740323Z","submitted_at":"2020-04-28T12:57:26Z","title":"A two-stage prediction model for heterogeneous effects of many treatment options: application to drugs for Multiple Sclerosis","version":3},"cited_work":{"arxiv_id":"2004.13464","doi":null,"metadata_source":"pith","pith_arxiv_id":"2004.13464","snapshot_observed_at":"2026-08-09T10:49:53.421650Z","title":"A two-stage prediction model for heterogeneous effects of many treatment options: application to drugs for Multiple Sclerosis","venue":"stat.ME","work_id":"e81ccb04-60ce-4311-af21-9603f8ad92c0","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.743751Z"},"links":{"cited_paper":"/paper/2004.13464","citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:c1cde10b79df3abd987dcdd9ee53f4f57795d3d8df63637ac0f60d4bd25c7ca0","observation_id":"b595fc0e-a9fc-4837-aea8-57319f577b01","resolution":{"observed_at":"2026-08-09T10:49:53.427397Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:53.396742Z","title":"FEATS: Framework for Explorative Analog Topology Synthesis,","venue":null,"work_id":"aec98e77-ae77-4a56-8606-4474249ff850","year":2015},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.749873Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:216ce2f9759e54d8fcf69ddb23cc6196a9d3a8f0536e922574e57cdc909efabc","observation_id":"185fbe60-b9ba-4774-ab6d-4a573a84c94a","resolution":{"observed_at":"2026-08-09T10:49:53.401833Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.957768Z","title":"Analog constraints extraction based on the signal flow analysis,","venue":null,"work_id":"0678f401-af7f-473a-8cf4-474f572efa83","year":2005},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.754959Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:8624d6e899d55394329f80dab1e24d31af4f1964a18cf84a5c0f7dd3d4082af9","observation_id":"ddf76ebc-a2c8-44d7-97b4-de21ec63a996","resolution":{"observed_at":"2026-08-09T10:49:55.962541Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2003.12775","last_updated":"2020-03-28T12:08:51Z","snapshot_observed_at":"2026-08-15T23:53:04.484141Z","submitted_at":"2020-03-28T12:08:51Z","title":"Curl-free positive definite form of time-harmonic Maxwells equations well-suitable for iterative numerical solving","version":1},"cited_work":{"arxiv_id":"2003.12775","doi":null,"metadata_source":"pith","pith_arxiv_id":"2003.12775","snapshot_observed_at":"2026-08-09T10:49:53.225051Z","title":"Curl-free positive definite form of time-harmonic Maxwells equations well-suitable for iterative numerical solving","venue":"physics.comp-ph","work_id":"b83b0945-0a8c-4b02-9c2e-320234cdc16f","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.760007Z"},"links":{"cited_paper":"/paper/2003.12775","citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:150c5ee9a3991ddb0a5bfd2150a482ade74a5ac642322d4935081d19d6fa2f8d","observation_id":"0f23abb3-71ce-4d6b-8a6d-c9c1cebdc6bc","resolution":{"observed_at":"2026-08-09T10:49:53.232302Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.943117Z","title":"Fast Isomorphism Testing for a Graph-based Analog Circuit Synthesis Framework,","venue":null,"work_id":"0fe9e0ab-bc20-4439-b91b-0fe76cafc8cb","year":2012},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.765243Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:f7fc0e5f627f89f048a1c2dc353d37fe8c97483a6b04e4600a70a09cc2a35f51","observation_id":"f74df4cb-eb8b-4a46-a558-9d4a3e1c91cf","resolution":{"observed_at":"2026-08-09T10:49:55.948012Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:53.202819Z","title":"Global stacking for analog circuits,","venue":null,"work_id":"542bd98e-f480-422d-b01a-cc23b2f0da39","year":1996},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.769917Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:9d01e6d8471dcc09fc1847b82a6a9bb034f5e7067f0fce1e14b8dd11aca8ee1b","observation_id":"705639eb-a8e7-4b49-baf3-a21ef90e80a8","resolution":{"observed_at":"2026-08-09T10:49:53.207849Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.928847Z","title":"A general approach for identifying hierarchical symmetry constraints for analog circuit layout,","venue":null,"work_id":"2f1b18f7-7461-43f6-a44a-4cf3ffe8eb2e","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.774214Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:8c047a171cb80f78988125a7d72571419786d413d75095982427a1be2341002d","observation_id":"2a97df8c-ee43-4d0d-bf8b-c6733e203260","resolution":{"observed_at":"2026-08-09T10:49:55.933575Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.914246Z","title":"Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization,","venue":null,"work_id":"c402066b-a709-4b01-bb53-7f2a33fbeef7","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.778536Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:d16f2d1582066533b59a2c0c2cc9e133edd47b36a8f70ffa0a0391754f97c97a","observation_id":"e62290cb-8da2-442c-88b9-ac3ec569cb23","resolution":{"observed_at":"2026-08-09T10:49:55.919011Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.898818Z","title":"Subgemini - Identifying Subcircuits Using a Fast Subgraph Isomorphism Algorithm,","venue":null,"work_id":"bfb648d0-c5b1-42dc-ba82-6e2df063309c","year":1993},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.782997Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:a16526928a0d9375951b91e95b959e279d5e7974416c4d83150a31a7e803b215","observation_id":"4e67f584-3b1d-4bbc-bf20-f38ad761df75","resolution":{"observed_at":"2026-08-09T10:49:55.903891Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.881920Z","title":"Graph Neural Networks for Circuit Diagram Pattern Generation,","venue":null,"work_id":"83929871-9535-421c-a171-215e4aa09e0b","year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.787541Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:a9ceb461ff1bb5bb20653b4ca6456f022dc7b48d79c8591647ecbdf04d22431a","observation_id":"1480b0c7-9385-4651-9929-1e66c75872cb","resolution":{"observed_at":"2026-08-09T10:49:55.887498Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.864949Z","title":"Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks,","venue":null,"work_id":"9dd300e3-3438-4044-998f-37cbf9eec608","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.792223Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:83cb6b7b2f0c9d3675dea1652cf11717d5dc502bf11d9dafbcff5f0dcb872802","observation_id":"c828f464-3a65-4266-be13-a24668d6e2b7","resolution":{"observed_at":"2026-08-09T10:49:55.871155Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:52.970838Z","title":"S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity,","venue":null,"work_id":"5fa8c5b0-1c93-408c-8102-688635c0aba9","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.796556Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:e4f408cae5a8d0c8f78bbad0319318c510e73be9d9d1bdffa9b2b66a78eacf6e","observation_id":"175f0054-a9b3-4e2e-9d08-4b1508c11dd7","resolution":{"observed_at":"2026-08-09T10:49:52.975919Z","resolver_source":"arxiv_id_nonexistent","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:52.790139Z","title":"A metho d for analog circuits visualization,","venue":null,"work_id":"7ae1810e-f6e7-4ea9-8548-6d9a48d43a09","year":1996},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.801125Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:32d7b826e41cd7653f0770ff07c3d9cffef3b9527b7ec8874a85569541389e85","observation_id":"010e69f4-176d-48bb-81fe-ed6a385bd08f","resolution":{"observed_at":"2026-08-09T10:49:52.795232Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/43.363120","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Optimum Cmos Stack Generation with Analog Constraints,","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","work_id":"a7a54a76-99ef-4e99-b5f6-c7a9e85a3b4a","year":1995},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.806708Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:52eae78dcfdcbaaf16a3310878e43c0f2df5f7846e9ff294ed89a4ac7eea628e","observation_id":"b0e2a32d-0f07-4b97-9f47-63f84a3dff09","resolution":{"observed_at":"2026-08-09T10:49:51.902126Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:52.488989Z","title":"YOLOv8: A Novel Object Detection Algorithm with Enhanced Perfor mance and Robustness,","venue":null,"work_id":"347ae44b-a73f-4197-b03c-d365a310bbe0","year":2024},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.811410Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:374d0ff02c647898db53e49c2a31269fccde3327386f4dd8f6cdd4cac08ab637","observation_id":"f3d54276-1b2a-4832-80d8-798d89d488c0","resolution":{"observed_at":"2026-08-09T10:49:52.495947Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.850036Z","title":"VarifocalNet: An IoU -aware Dense Object Detector,","venue":null,"work_id":"12bcbbf6-1b40-455b-8160-ca06545cd405","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.815899Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:9b22cb14794e5be1697caf1d67080d24f0702e7cf7e3b566404a856ea293cf7b","observation_id":"48b07245-6062-4396-a10f-e1fdd77c0ca4","resolution":{"observed_at":"2026-08-09T10:49:55.854686Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2006.04388","last_updated":"2020-06-08T07:24:33Z","snapshot_observed_at":"2026-08-15T23:53:10.844625Z","submitted_at":"2020-06-08T07:24:33Z","title":"Generalized Focal Loss: Learning Qualified and Distributed Bounding Boxes for Dense Object Detection","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2006.04388","snapshot_observed_at":"2026-08-09T10:49:51.820001Z","title":"Generalized Focal Loss: Learning Qualified and Distributed Bounding Boxes for Dens e Object Detection,","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.820001Z"},"links":{"cited_paper":"/paper/2006.04388","citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:383662eb809cff78893559509be466e94ecf16f567fadbd7f18fccc26cf3f6c0","observation_id":"8ca1e375-071a-4604-ae41-def861af74d6","resolution":{"observed_at":"2026-08-09T10:49:51.820001Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:52.275257Z","title":"A Distance Measure between Attributed Relational Graphs for Pattern -Recognition,","venue":null,"work_id":"8532462a-196f-44c5-aa5c-21751d7a49f5","year":1983},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.825502Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:9502c6360f51741c84725e4f71989c94c337edf4383b9929c6da400f1e18f2d3","observation_id":"e3be91a9-83c1-44f4-8f65-36e0df1b8e86","resolution":{"observed_at":"2026-08-09T10:49:52.280420Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1016/s0167-8655(97)00179-","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:51.877063Z","title":"A graph distance metric based on the maximal common subgraph,","venue":null,"work_id":"f0e2b420-dcaa-4443-95b0-57e56f3f4fd2","year":1998},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.830436Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:c5d2a214bc7d61203fb88acb893a035bdb86852fbc21db5699d0d3e7ea625c30","observation_id":"de9e8ffe-ea38-4afb-a8f0-520493b04924","resolution":{"observed_at":"2026-08-09T10:49:51.884490Z","resolver_source":"doi_truncated","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:52.087257Z","title":"Accelerating Graph Similarity Search via Efficient GED Computation,","venue":null,"work_id":"fa0e674a-b55a-4133-8c50-fe183d23bbe4","year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.835148Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:c2adee9273489686b393f2414518a01d3ed1dce3b1cfa3d79e55e58b62da7fb9","observation_id":"2534408f-7031-4f71-a40b-75d64a56fe72","resolution":{"observed_at":"2026-08-09T10:49:52.092485Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.835172Z","title":"Learning with average precision: Training image retrieval with a listwise loss,","venue":null,"work_id":"7e10a530-1448-45ed-8252-b891fda7bf6d","year":2019},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.839561Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:501dbda5225f16d677d367f0e022fa9b977c6aebae7e089a88069ef41aa44d96","observation_id":"ddfa85c3-2523-4e48-a295-5b19c5b0cad0","resolution":{"observed_at":"2026-08-09T10:49:55.840557Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.818468Z","title":"PyRetri: A PyTorch-based library for unsupervised image retrieval by Deep Convolutional Neural Networks,","venue":null,"work_id":"08806b53-786b-4ce7-b36f-c28eff2419f0","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.844347Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:d94f9ad96992d824801df30701aea5608d1cf7ef9c00710f429ab35218fd6a79","observation_id":"d16445ea-a8ac-4189-b1a2-1feb487c96ab","resolution":{"observed_at":"2026-08-09T10:49:55.824762Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.987672Z","title":"Available: <Go to ISI>://WOS:000257065100142","venue":null,"work_id":"139f8b7e-8a88-4389-9f1b-ae096188e565","year":null},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":2008,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.732836Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:ab02a0a1ac2edc2f9e488ae3d2de1307849a7a4527c3fdd84056c366328036ca","observation_id":"764a9237-024e-4634-8959-be5c6654d573","resolution":{"observed_at":"2026-08-09T10:49:55.992017Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation"},"reference_resolution":{"displayed":50,"state_counts":{"malformed_identifier":2,"metadata_mismatch":3,"parse_uncertain":0,"unresolved":2,"verified_exact":20,"verified_fuzzy":23},"total_outbound_references":50},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"thesis":"As of 19 August 2026, this Paper Citation Record lists 50 of 50 outbound references and 1 inbound Pith citation observation for arXiv:2503.11658."}