{"as_of":"2026-08-13T00:26:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f2bab4cd5f9fd31943716eb357bd656be910aff805062ec8b9d9218edd9dd880","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":3,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":3,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-12T06:34:41.77262+00:00","state":"measured"},{"denominator":3,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":3,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T12:30:43.901378Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-17T22:20:23.255455Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2503.11698","last_updated":"2025-03-11T22:57:42Z","snapshot_observed_at":"2026-08-12T04:37:18.486985Z","submitted_at":"2025-03-11T22:57:42Z","title":"A Comparison of the Cerebras Wafer-Scale Integration Technology with Nvidia GPU-based Systems for Artificial Intelligence","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.11698","snapshot_observed_at":"2026-08-05T12:30:43.901378Z","title":"A Comparison of the Cerebras Wafer -Scale Integration Technology with Nvidia GPU -based Systems for Artificial Intelligence,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.01555","last_updated":"2025-09-01T15:32:16Z","snapshot_observed_at":"2026-08-05T12:30:40.315873Z","submitted_at":"2025-09-01T15:32:16Z","title":"400-Gbps/$\\lambda$ Ultrafast Silicon Microring Modulator for Scalable Optical Compute Interconnects","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-05T12:30:43.901378Z"},"links":{"cited_paper":"/paper/2503.11698","citing_paper":"/paper/2509.01555"},"observation_digest":"sha256:e04ad67e4d86fa62a185c9c162f95df2b25925050ff4bf4cd3a9315c70e656f7","observation_id":"db4e5762-8dba-4c1f-9515-7b8a8f8d99bb","resolution":{"observed_at":"2026-08-05T12:30:43.901378Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.11698","last_updated":"2025-03-11T22:57:42Z","snapshot_observed_at":"2026-08-12T04:37:18.486985Z","submitted_at":"2025-03-11T22:57:42Z","title":"A Comparison of the Cerebras Wafer-Scale Integration Technology with Nvidia GPU-based Systems for Artificial Intelligence","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.11698","snapshot_observed_at":"2026-08-04T07:56:27.952106Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2510.24112","last_updated":"2026-07-29T04:40:49Z","snapshot_observed_at":"2026-08-12T04:37:41.208740Z","submitted_at":"2025-10-28T06:34:51Z","title":"SLOTH: Lightweight Detection and Localization of On-Chip Fail-Slow Failures for DNN Accelerators","version":3},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-04T07:56:27.952106Z"},"links":{"cited_paper":"/paper/2503.11698","citing_paper":"/paper/2510.24112"},"observation_digest":"sha256:e883a3caf4b1b068f5f5293f1784407e02bdf669827d15c7a3d84c526c4e4b82","observation_id":"68d04b40-3c81-4bd4-a9a2-3ceba3ce4311","resolution":{"observed_at":"2026-08-04T07:56:27.952106Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.11698","last_updated":"2025-03-11T22:57:42Z","snapshot_observed_at":"2026-08-12T04:37:18.486985Z","submitted_at":"2025-03-11T22:57:42Z","title":"A Comparison of the Cerebras Wafer-Scale Integration Technology with Nvidia GPU-based Systems for Artificial Intelligence","version":1},"cited_work":{"arxiv_id":"2503.11698","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2503.11698","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A comparison of the cerebras wafer-scale integration technology with nvidia gpu-based systems for artificial intelligence","venue":null,"work_id":"fae47209-c155-4225-b9cb-d3a2aeaa1bc7","year":2025},"citing_paper":{"arxiv_id":"2511.09447","last_updated":"2026-04-27T09:15:08Z","snapshot_observed_at":"2026-07-06T22:35:37.039024Z","submitted_at":"2025-11-12T16:03:52Z","title":"SpaDA: A Spatial Dataflow Architecture Programming Language","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-17T22:18:38.464461Z"},"links":{"cited_paper":"/paper/2503.11698","citing_paper":"/paper/2511.09447"},"observation_digest":"sha256:6ce58c3e3be50d14d3b0d385888f5c289216c1beb90fbb5c92db880761fd8b51","observation_id":"0cbb317b-873c-41f5-83f5-b2c530f05d1e","resolution":{"observed_at":"2026-05-17T22:20:23.257721Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2503.11698/citation-record","integrity":"/paper/2503.11698/integrity","json":"/paper/2503.11698/citation-record.json","paper":"/paper/2503.11698"},"outbound":[],"paper":{"arxiv_id":"2503.11698","last_updated":"2025-03-11T22:57:42Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-12T04:37:18.486985Z","submitted_at":"2025-03-11T22:57:42Z","title":"A Comparison of the Cerebras Wafer-Scale Integration Technology with Nvidia GPU-based Systems for Artificial Intelligence"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 3 inbound Pith citation observations for arXiv:2503.11698."}