{"as_of":"2026-08-09T16:25:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a0dc046eff8b3db45d932d20a3182170f89658ca10ee12d4d44145d40096b6a3","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-27T22:32:56.444150Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-02T16:37:09.291720Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2503.16731","last_updated":"2025-05-20T20:28:55Z","snapshot_observed_at":"2026-08-07T16:47:55.874142Z","submitted_at":"2025-03-20T22:15:42Z","title":"Design and Implementation of an FPGA-Based Hardware Accelerator for Transformer","version":3},"cited_work":{"arxiv_id":"2503.16731","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2503.16731","snapshot_observed_at":"2026-07-02T16:37:09.291720Z","title":"Design and implementation of an fpga-based hardware accelerator for transformer","venue":null,"work_id":"e9d6d39a-2aad-4389-9120-69d255303640","year":2025},"citing_paper":{"arxiv_id":"2602.12851","last_updated":"2026-04-21T14:14:01Z","snapshot_observed_at":"2026-07-06T22:45:49.118915Z","submitted_at":"2026-02-13T11:55:06Z","title":"Chimera: Neuro-Symbolic Attention Primitives for Trustworthy Dataplane Intelligence","version":3},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-15T22:19:53.128437Z"},"links":{"cited_paper":"/paper/2503.16731","citing_paper":"/paper/2602.12851"},"observation_digest":"sha256:705cbeb2359ebf9cafbd0ee18564675bb994513b5b94bbcb880d76b198968f21","observation_id":"4ffb176f-555e-4058-be5f-921d2aa95450","resolution":{"observed_at":"2026-05-15T22:20:22.523277Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2503.16731","last_updated":"2025-05-20T20:28:55Z","snapshot_observed_at":"2026-08-07T16:47:55.874142Z","submitted_at":"2025-03-20T22:15:42Z","title":"Design and Implementation of an FPGA-Based Hardware Accelerator for Transformer","version":3},"cited_work":{"arxiv_id":"2503.16731","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2503.16731","snapshot_observed_at":"2026-07-02T16:37:09.291720Z","title":"Design and implementation of an fpga-based hardware accelerator for transformer","venue":null,"work_id":"e9d6d39a-2aad-4389-9120-69d255303640","year":2025},"citing_paper":{"arxiv_id":"2606.07713","last_updated":"2026-06-05T14:44:49Z","snapshot_observed_at":"2026-07-06T23:47:19.773490Z","submitted_at":"2026-06-05T14:44:49Z","title":"Attention at the Theoretical Minimum: A Mathematics of Arrays Framework for Memory-Optimal Transformer Kernels","version":1},"reference_index":12,"source":"arxiv_source","source_observed_at":"2026-06-27T22:32:56.444150Z"},"links":{"cited_paper":"/paper/2503.16731","citing_paper":"/paper/2606.07713"},"observation_digest":"sha256:c79f78a7435c3d825c77846feba86c79a6c118cfc18e37f43d83da6b6ff5fc62","observation_id":"1b2f47cc-08a3-4c42-acf9-80b3ac870984","resolution":{"observed_at":"2026-07-02T16:37:09.293187Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2503.16731/citation-record","integrity":"/paper/2503.16731/integrity","json":"/paper/2503.16731/citation-record.json","paper":"/paper/2503.16731"},"outbound":[],"paper":{"arxiv_id":"2503.16731","last_updated":"2025-05-20T20:28:55Z","latest_version":3,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T16:47:55.874142Z","submitted_at":"2025-03-20T22:15:42Z","title":"Design and Implementation of an FPGA-Based Hardware Accelerator for Transformer"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2503.16731."}