{"as_of":"2026-08-10T13:13:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:9e51054562f14bb942bca0603f8e723344549c189d22cc795bda5e5e22407ac8","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":3,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":3,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":3,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":3,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-08T12:20:33.261299Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T13:18:13.439324Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2503.22017","last_updated":"2025-03-27T22:16:57Z","snapshot_observed_at":"2026-08-07T20:40:26.330547Z","submitted_at":"2025-03-27T22:16:57Z","title":"Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype","version":1},"cited_work":{"arxiv_id":"2503.22017","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2503.22017","snapshot_observed_at":"2026-07-03T13:18:13.439324Z","title":null,"venue":null,"work_id":"f9e8790b-3c00-4f75-8df8-29ffbc7ddb00","year":2025},"citing_paper":{"arxiv_id":"2606.07159","last_updated":"2026-06-05T11:19:14Z","snapshot_observed_at":"2026-08-02T13:24:18.855669Z","submitted_at":"2026-06-05T11:19:14Z","title":"Distributed Persistence Domain for Persistent Memory Pooling","version":1},"reference_index":102,"source":"pdf_text","source_observed_at":"2026-06-27T20:08:06.936311Z"},"links":{"cited_paper":"/paper/2503.22017","citing_paper":"/paper/2606.07159"},"observation_digest":"sha256:c22849a32fbc8034fdb341db9d2d17455c30a2edaa7244b1df7ed43127ec0106","observation_id":"b411d7fc-ac28-4bfd-a7da-fb8c8b19d953","resolution":{"observed_at":"2026-07-02T20:47:23.151739Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2503.22017","last_updated":"2025-03-27T22:16:57Z","snapshot_observed_at":"2026-08-07T20:40:26.330547Z","submitted_at":"2025-03-27T22:16:57Z","title":"Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype","version":1},"cited_work":{"arxiv_id":"2503.22017","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2503.22017","snapshot_observed_at":"2026-07-03T13:18:13.439324Z","title":null,"venue":null,"work_id":"f9e8790b-3c00-4f75-8df8-29ffbc7ddb00","year":2025},"citing_paper":{"arxiv_id":"2606.12556","last_updated":"2026-06-16T05:18:15Z","snapshot_observed_at":"2026-08-01T05:54:13.696296Z","submitted_at":"2026-06-10T18:06:30Z","title":"ITME: Inference Tiered Memory Expansion with Disaggregated CXL-Hybrid Memories","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-06-27T08:11:57.929452Z"},"links":{"cited_paper":"/paper/2503.22017","citing_paper":"/paper/2606.12556"},"observation_digest":"sha256:264bdbdc3859fc7135223f01860ecf89711b2e90abbaf498ac1248354badc540","observation_id":"1cced227-3566-4a73-8018-fb3fc20e13ee","resolution":{"observed_at":"2026-07-03T13:18:13.440760Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2503.22017","last_updated":"2025-03-27T22:16:57Z","snapshot_observed_at":"2026-08-07T20:40:26.330547Z","submitted_at":"2025-03-27T22:16:57Z","title":"Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.22017","snapshot_observed_at":"2026-08-08T12:20:33.261299Z","title":"Available: https://arxiv.org/abs/2503.22017","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05483","last_updated":"2026-08-06T00:19:56Z","snapshot_observed_at":"2026-08-09T23:10:55.569612Z","submitted_at":"2026-08-06T00:19:56Z","title":"PLoRA: An NDP-Enhanced Pooled-Memory System for Cost-Efficient Multi-LoRA Serving","version":1},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-08T12:20:33.261299Z"},"links":{"cited_paper":"/paper/2503.22017","citing_paper":"/paper/2608.05483"},"observation_digest":"sha256:6e90d928803cd46361787fb0985c2657ae7b8e73a950667980e34ac92f2b2495","observation_id":"456926f1-a6f7-4ff2-a75d-4ae099b1492b","resolution":{"observed_at":"2026-08-08T12:20:33.261299Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2503.22017/citation-record","integrity":"/paper/2503.22017/integrity","json":"/paper/2503.22017/citation-record.json","paper":"/paper/2503.22017"},"outbound":[],"paper":{"arxiv_id":"2503.22017","last_updated":"2025-03-27T22:16:57Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T20:40:26.330547Z","submitted_at":"2025-03-27T22:16:57Z","title":"Performance Characterizations and Usage Guidelines of Samsung CXL Memory Module Hybrid Prototype"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 3 inbound Pith citation observations for arXiv:2503.22017."}