{"as_of":"2026-08-10T20:14:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:7754b2f923ee47dacef97d0d767e54009a01ea0ffb7a18df752d19a868113682","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":6,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":6,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":6,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":6,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T05:54:36.455488Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-10T10:49:56.153974Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2504.03711","last_updated":"2026-08-03T08:17:46Z","snapshot_observed_at":"2026-08-07T16:30:55.310876Z","submitted_at":"2025-03-28T07:27:27Z","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.03711","snapshot_observed_at":"2026-08-07T05:54:36.455488Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.06787","last_updated":"2025-06-07T13:04:07Z","snapshot_observed_at":"2026-08-07T05:47:04.591036Z","submitted_at":"2025-06-07T13:04:07Z","title":"FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T05:54:36.455488Z"},"links":{"cited_paper":"/paper/2504.03711","citing_paper":"/paper/2506.06787"},"observation_digest":"sha256:f82a388f950f650b8de0552212d45b8011b5628840777ae47664f5aaa0728289","observation_id":"52356c5e-ff2b-49cc-bbfb-2b415e67ecdf","resolution":{"observed_at":"2026-08-07T05:54:36.455488Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.03711","last_updated":"2026-08-03T08:17:46Z","snapshot_observed_at":"2026-08-07T16:30:55.310876Z","submitted_at":"2025-03-28T07:27:27Z","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.03711","snapshot_observed_at":"2026-08-06T15:51:34.486369Z","title":"A survey of circuit foundation model: Foundation ai models for vlsi circuit design and eda,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.486369Z"},"links":{"cited_paper":"/paper/2504.03711","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:61b5e647df0ece56dd8e9566a15cc6dbe454c98a592cd42a0778db13296c05c7","observation_id":"8182becf-67f1-4e76-ae78-588228c276f4","resolution":{"observed_at":"2026-08-06T15:51:34.486369Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.03711","last_updated":"2026-08-03T08:17:46Z","snapshot_observed_at":"2026-08-07T16:30:55.310876Z","submitted_at":"2025-03-28T07:27:27Z","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.03711","snapshot_observed_at":"2026-08-06T11:18:48.720836Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.22876","last_updated":"2026-06-06T04:54:11Z","snapshot_observed_at":"2026-08-06T11:18:46.669531Z","submitted_at":"2025-07-30T17:52:25Z","title":"Discovering heuristics in a complex SAT solver with large language models","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T11:18:48.720836Z"},"links":{"cited_paper":"/paper/2504.03711","citing_paper":"/paper/2507.22876"},"observation_digest":"sha256:d75fa11840799bb2c591c529d29f91c21476a36844320812d871bf7f65ed6bc0","observation_id":"f9fb87bf-ac4b-4600-9a36-daa0e4a5c954","resolution":{"observed_at":"2026-08-06T11:18:48.720836Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.03711","last_updated":"2026-08-03T08:17:46Z","snapshot_observed_at":"2026-08-07T16:30:55.310876Z","submitted_at":"2025-03-28T07:27:27Z","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.03711","snapshot_observed_at":"2026-08-05T16:00:39.535353Z","title":"A survey of circuit foundation model: Foundation ai models for vlsi circuit design and eda,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.00071","last_updated":"2025-08-26T15:11:10Z","snapshot_observed_at":"2026-08-05T16:00:38.949929Z","submitted_at":"2025-08-26T15:11:10Z","title":"SynCircuit: Automated Generation of New Synthetic RTL Circuits Can Enable Big Data in Circuits","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-05T16:00:39.535353Z"},"links":{"cited_paper":"/paper/2504.03711","citing_paper":"/paper/2509.00071"},"observation_digest":"sha256:0d70266d3df66608839860ef84f61f38a60ce93edfb7fc47b5b1c659e614f317","observation_id":"70ba4d8f-5755-4329-82b8-e19d1abf3301","resolution":{"observed_at":"2026-08-05T16:00:39.535353Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.03711","last_updated":"2026-08-03T08:17:46Z","snapshot_observed_at":"2026-08-07T16:30:55.310876Z","submitted_at":"2025-03-28T07:27:27Z","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.03711","snapshot_observed_at":"2026-08-04T16:31:32.380774Z","title":"A survey of circuit foundation model: Foundation ai models for vlsi circuit design and eda.arXiv preprint arXiv:2504.03711, 2025","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.13557","last_updated":"2026-05-30T18:21:39Z","snapshot_observed_at":"2026-08-07T21:51:44.373642Z","submitted_at":"2025-09-16T21:52:04Z","title":"MACO: A Multi-Agent LLM Framework for Automated CGRA Hardware/Software Co-Design","version":7},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-04T16:31:32.380774Z"},"links":{"cited_paper":"/paper/2504.03711","citing_paper":"/paper/2509.13557"},"observation_digest":"sha256:f0dc18662c991a51ef400543a3a85b7e9f1ee0b05ddd372ac701169d580da856","observation_id":"edce3f66-c69c-4456-a15e-3b8ed186c6fb","resolution":{"observed_at":"2026-08-04T16:31:32.380774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.03711","last_updated":"2026-08-03T08:17:46Z","snapshot_observed_at":"2026-08-07T16:30:55.310876Z","submitted_at":"2025-03-28T07:27:27Z","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","version":3},"cited_work":{"arxiv_id":"2504.03711","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2504.03711","snapshot_observed_at":"2026-07-03T02:17:05.300504Z","title":null,"venue":null,"work_id":"4caf29f0-5d35-47a3-ac31-3693c48f980a","year":2025},"citing_paper":{"arxiv_id":"2604.14989","last_updated":"2026-04-26T15:34:21Z","snapshot_observed_at":"2026-07-06T23:02:40.364114Z","submitted_at":"2026-04-16T13:18:24Z","title":"Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-10T10:48:11.646826Z"},"links":{"cited_paper":"/paper/2504.03711","citing_paper":"/paper/2604.14989"},"observation_digest":"sha256:982ebc0fdee2083b575669a605de62c284b292feaeb657d19223a013bcf119ef","observation_id":"570281b2-95bb-4dbd-b284-138768fa4fd2","resolution":{"observed_at":"2026-07-03T02:17:05.300504Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2504.03711/citation-record","integrity":"/paper/2504.03711/integrity","json":"/paper/2504.03711/citation-record.json","paper":"/paper/2504.03711"},"outbound":[],"paper":{"arxiv_id":"2504.03711","last_updated":"2026-08-03T08:17:46Z","latest_version":3,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T16:30:55.310876Z","submitted_at":"2025-03-28T07:27:27Z","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 6 inbound Pith citation observations for arXiv:2504.03711."}