{"as_of":"2026-08-08T01:06:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:68f68cbad2199f62251a1c4fe0765a1548d4f618f647a97bcf2523b583ca47bb","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":3,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":3,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":3,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":3,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T13:20:54.735772Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-05T05:50:30.043766Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2504.19099","last_updated":"2025-04-27T04:09:48Z","snapshot_observed_at":"2026-08-07T15:58:53.605983Z","submitted_at":"2025-04-27T04:09:48Z","title":"VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.19099","snapshot_observed_at":"2026-08-07T13:20:54.735772Z","title":"VeriDebug: A unified LLM for verilog debugging via contrastive embedding and guided correction","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:54.735772Z"},"links":{"cited_paper":"/paper/2504.19099","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:40e48163b492f5aaf1ffebeb085cf8f8dd439ae0f97a975833d3bcdab11d71fa","observation_id":"af6188d9-7e3b-4024-8183-14dbc35767fe","resolution":{"observed_at":"2026-08-07T13:20:54.735772Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.19099","last_updated":"2025-04-27T04:09:48Z","snapshot_observed_at":"2026-08-07T15:58:53.605983Z","submitted_at":"2025-04-27T04:09:48Z","title":"VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.19099","snapshot_observed_at":"2026-08-06T22:55:09.365872Z","title":"Veridebug: A unified llm for verilog debugging via contrastive embed- ding and guided correction,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.20415","last_updated":"2025-06-25T13:31:13Z","snapshot_observed_at":"2026-08-06T22:46:10.805099Z","submitted_at":"2025-06-25T13:31:13Z","title":"SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-06T22:55:09.365872Z"},"links":{"cited_paper":"/paper/2504.19099","citing_paper":"/paper/2506.20415"},"observation_digest":"sha256:3db85a256a1c70a85613d85a5677528f4bbd245f52b21dd5cdb318a6a8aa72e2","observation_id":"7504df44-2fe8-492d-ae16-599cfe940c0e","resolution":{"observed_at":"2026-08-06T22:55:09.365872Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.19099","last_updated":"2025-04-27T04:09:48Z","snapshot_observed_at":"2026-08-07T15:58:53.605983Z","submitted_at":"2025-04-27T04:09:48Z","title":"VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction","version":1},"cited_work":{"arxiv_id":"2504.19099","doi":null,"metadata_source":"pith","pith_arxiv_id":"2504.19099","snapshot_observed_at":"2026-08-05T05:50:30.043766Z","title":"VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction","venue":"cs.SE","work_id":"b42cfa28-c3f4-48af-a37b-20f106316757","year":2025},"citing_paper":{"arxiv_id":"2509.04905","last_updated":"2025-09-05T08:23:16Z","snapshot_observed_at":"2026-08-07T21:50:25.294080Z","submitted_at":"2025-09-05T08:23:16Z","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-05T05:50:29.904392Z"},"links":{"cited_paper":"/paper/2504.19099","citing_paper":"/paper/2509.04905"},"observation_digest":"sha256:74441f69e071e1b01ec0ec55a9aa22538f73cc53ecdac0bf6165b4d39de13a18","observation_id":"be6ce78f-e184-4b37-b94d-94f4063a2c1d","resolution":{"observed_at":"2026-08-05T05:50:30.148024Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2504.19099/citation-record","integrity":"/paper/2504.19099/integrity","json":"/paper/2504.19099/citation-record.json","paper":"/paper/2504.19099"},"outbound":[],"paper":{"arxiv_id":"2504.19099","last_updated":"2025-04-27T04:09:48Z","latest_version":1,"primary_category":"cs.SE","snapshot_observed_at":"2026-08-07T15:58:53.605983Z","submitted_at":"2025-04-27T04:09:48Z","title":"VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 3 inbound Pith citation observations for arXiv:2504.19099."}