{"as_of":"2026-08-19T02:16:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:8033eac36b5405f7d8029e1ead1d0a251ae06b1c6f2d6cd6484b3114c8c9afa7","coverage":[{"denominator":38,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":38,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-16T06:00:01.072171Z","state":"measured"},{"denominator":40,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":40,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-25T02:26:37.886265Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-25T02:30:14.878186Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"cited_work":{"arxiv_id":"2504.19323","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2504.19323","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"4ab00773-f528-485b-989d-8d5392d77dc6","year":2025},"citing_paper":{"arxiv_id":"2604.07523","last_updated":"2026-04-10T21:02:31Z","snapshot_observed_at":"2026-08-16T10:02:53.838713Z","submitted_at":"2026-04-08T18:54:07Z","title":"FILCO: Flexible Composing Architecture with Real-Time Reconfigurability for DNN Acceleration","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-10T17:23:57.512298Z"},"links":{"cited_paper":"/paper/2504.19323","citing_paper":"/paper/2604.07523"},"observation_digest":"sha256:0e01dce24d81e7583a767a807a28f7dab11a381cbd4d64e05774549288712687","observation_id":"d7e9000c-507f-4039-b289-98eda95fa7f5","resolution":{"observed_at":"2026-05-11T06:55:58.932977Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"cited_work":{"arxiv_id":"2504.19323","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2504.19323","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"4ab00773-f528-485b-989d-8d5392d77dc6","year":2025},"citing_paper":{"arxiv_id":"2605.23630","last_updated":"2026-05-22T13:41:11Z","snapshot_observed_at":"2026-07-06T23:33:49.013121Z","submitted_at":"2026-05-22T13:41:11Z","title":"To Overlay or to Customize? Revisiting Architectural Choices in Heterogeneous Systems","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-05-25T02:26:37.886265Z"},"links":{"cited_paper":"/paper/2504.19323","citing_paper":"/paper/2605.23630"},"observation_digest":"sha256:1677b8a46e2c663595df0a90c825e92897a8c5007a5cd4a1ce251e8c58ab3d83","observation_id":"64db5e3c-0b89-44e1-a697-b2fad1c5a52f","resolution":{"observed_at":"2026-05-25T02:30:14.880440Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2504.19323/citation-record","integrity":"/paper/2504.19323/integrity","json":"/paper/2504.19323/citation-record.json","paper":"/paper/2504.19323"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.574206Z","title":"The neuro- symbolic concept learner: Interpreting scenes, words, and sentences from natural supervision,","venue":null,"work_id":"c2ef29ab-74df-413c-b633-0a00ce84a1e7","year":2019},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.911727Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:dd6b2aedf9d3830a3591d92f5d39445f5286ef7357284fd872905a191acab654","observation_id":"eb47c2b2-4f60-410e-ae08-efd71f773a74","resolution":{"observed_at":"2026-08-16T06:00:01.578778Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.560975Z","title":"Visual concept- metaconcept learning,","venue":null,"work_id":"eb6c2e82-2adc-4625-8a0d-39d711a8c680","year":2019},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.916091Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:8717995332e4d053d4eb9bbb3d168d2ad315c0d2a4ef012d7535e32f54078c9f","observation_id":"f5c3f699-1120-4072-9d61-023ad28e74a4","resolution":{"observed_at":"2026-08-16T06:00:01.565194Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.547991Z","title":"Falcon: fast visual concept learning by integrating images, linguistic descriptions, and conceptual relations,","venue":null,"work_id":"fea99c14-c455-47f9-ae6e-7c86410d6011","year":2022},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.919844Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:5fbe7a61ce1f2ad82de1a1838f0201c548d258fae341421f0b8c5fdefa917496","observation_id":"50b71bc9-3f4f-4d84-b7d4-60cf577ceeca","resolution":{"observed_at":"2026-08-16T06:00:01.552391Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.533814Z","title":"Clevrer: Collision events for video representation and reasoning,","venue":null,"work_id":"1368687d-2e82-4065-920c-94f6caa8f8f5","year":2020},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.924052Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:b0775d366910859e170000e458e5cebf133857664a74b3e9346bb9c58ec98019","observation_id":"465d8523-2681-4bb5-9d58-015eafa9e900","resolution":{"observed_at":"2026-08-16T06:00:01.538207Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.519782Z","title":"Abstract spatial-temporal reasoning via probabilistic abduction and execution,","venue":null,"work_id":"4ca31f5c-f698-4039-8475-40c780baef26","year":2021},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.928266Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:1c153107e6cc0bbfb0657ae69b60a4c5e1a43cd98b1973d2b513737394791555","observation_id":"3ba56159-d6e6-4ee4-8eff-371393b6a8ca","resolution":{"observed_at":"2026-08-16T06:00:01.524044Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2209.08750","last_updated":"2022-09-19T04:03:20Z","snapshot_observed_at":"2026-08-16T20:39:31.995344Z","submitted_at":"2022-09-19T04:03:20Z","title":"Knowledge-based Analogical Reasoning in Neuro-symbolic Latent Spaces","version":1},"cited_work":{"arxiv_id":"2209.08750","doi":null,"metadata_source":"pith","pith_arxiv_id":"2209.08750","snapshot_observed_at":"2026-08-16T06:00:01.131321Z","title":"Knowledge-based Analogical Reasoning in Neuro-symbolic Latent Spaces","venue":"cs.AI","work_id":"b16fd8fe-cc7a-4e74-bf22-cb435a8c73da","year":2022},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.932748Z"},"links":{"cited_paper":"/paper/2209.08750","citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:edd26443b7018c001d055ccd1bda93173b0a5ae09f17610992f99b933a2c32c5","observation_id":"e30bf1e6-a51a-4ab5-bda4-363ef3166434","resolution":{"observed_at":"2026-08-16T06:00:01.137781Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:00.938455Z","title":"Solving olympiad geometry without human demonstrations,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.938455Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:8e0e365d747be8acd29978adc74fe1533c5b23ea539fccdc1744811ad72f62ab","observation_id":"9388eef3-c94a-44ba-b508-fad16d7d3062","resolution":{"observed_at":"2026-08-16T06:00:00.938455Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.499449Z","title":"Special session: Neuro-symbolic architecture meets large language models: A memory-centric perspective,","venue":null,"work_id":"352b6a60-4620-4c57-b1ac-d388007633cc","year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.942523Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:380991b1ced9de54a5c5ff7c721dd7c126dc2ca0eb0e049eb899d385f73dfc70","observation_id":"bd2d8044-e612-4eed-84d3-41e049b5d2e0","resolution":{"observed_at":"2026-08-16T06:00:01.504084Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.487124Z","title":"Towards cognitive ai systems: Workload and characterization of neuro-symbolic ai,","venue":null,"work_id":"a47f1348-b1ed-41ed-a544-818c6d6e00d7","year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.946885Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:98e877d628e4d908a4486eb19f7c43526fe701cbb1da1bd6d89bd04150ad584d","observation_id":"61a8b4fa-5a9e-41ae-8e49-4327c42c0285","resolution":{"observed_at":"2026-08-16T06:00:01.491572Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.473385Z","title":"Thinking fast and slow in ai,","venue":null,"work_id":"afc1c3ef-c949-4ca0-b343-5cdb895987cf","year":2021},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.951264Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:2f0642dc7006a01ae5e118e65ed2de97d8e1081391f3da82bfd78fcd599e15de","observation_id":"0af42d72-164a-44ce-bfb6-36e78bf9ff27","resolution":{"observed_at":"2026-08-16T06:00:01.478229Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.459826Z","title":"Towards learning abductive reasoning using vsa distributed representations,","venue":null,"work_id":"73b36b01-4fb5-4afe-a081-910cbff2f1b2","year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.955813Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:89a7f3262af610c0605f91d85fb699a5ca69a4a0c4d35dbe6987d8e38af3ddd1","observation_id":"def92e89-6367-41e9-90ee-6d2229767e7e","resolution":{"observed_at":"2026-08-16T06:00:01.464294Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.447022Z","title":"Probabilistic abduction for visual abstract reasoning via learning rules in vector-symbolic architectures,","venue":null,"work_id":"a9e54559-51f0-4aff-9741-7a35aa0593ad","year":2023},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.960426Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:b3355dbcb7419acc3afc2ebf390fee0d892e679a2eecc1d0adc69042c29046b5","observation_id":"35abc6d1-d071-438a-b921-6b980c7e3f15","resolution":{"observed_at":"2026-08-16T06:00:01.451336Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.433705Z","title":"Neuro- symbolic approaches in artificial intelligence,","venue":null,"work_id":"161aeaf8-b2c0-4b02-aba5-8352f159dab3","year":2022},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.964690Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:1bca36a3d72a66a0b233d80681b34a998ff21ca5be9f26431c2bee7ad3f4a241","observation_id":"42f69c0e-acb4-47e9-a6d3-be30831d0695","resolution":{"observed_at":"2026-08-16T06:00:01.438447Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.419407Z","title":"Is neuro-symbolic ai meeting its promises in natural language processing? a structured review,","venue":null,"work_id":"b8754e8a-d493-450e-bfc3-5576d528bc6e","year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.969054Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:3ce38b516483a91e9b1ae7d52e8dced1dd371fd5171b1fe550ac8eeba7b72dc0","observation_id":"9516e933-7559-43bb-9507-a54185ed968a","resolution":{"observed_at":"2026-08-16T06:00:01.424554Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.405637Z","title":"Towards efficient neuro-symbolic ai: From workload characterization to hardware architecture,","venue":null,"work_id":"05126b77-a3fb-42d5-892d-590e562758d9","year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.973047Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:a061a47e8205f8d1a911646103bb8d14d1b9e8a454ce77fea1c802bdd41cb71d","observation_id":"718529a8-4c35-4cdd-af11-754d06144237","resolution":{"observed_at":"2026-08-16T06:00:01.410143Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.392650Z","title":"H3dfact: Heterogeneous 3d integrated cim for factorization with holographic perceptual representations,","venue":null,"work_id":"d12c599f-eee0-4c9b-a2de-cff64faf45b4","year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.977228Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:8fc3de9f417d484d00cb9e46881a48ee23a3127a4785d8bacc02dffb786904d3","observation_id":"31a0f7b2-2671-40a5-a005-2fc34f241f88","resolution":{"observed_at":"2026-08-16T06:00:01.397037Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:00.982005Z","title":"A neuro-vector-symbolic architecture for solving raven’s progressive matrices,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.982005Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:cca7ffa6ed0c94826e394c7052b99832f73a2270ac83fd38711b8d941f58e902","observation_id":"cac77250-942f-47a8-9b45-7e6ab0306c92","resolution":{"observed_at":"2026-08-16T06:00:00.982005Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.01040","last_updated":"2024-01-02T05:00:54Z","snapshot_observed_at":"2026-08-16T14:30:24.594535Z","submitted_at":"2024-01-02T05:00:54Z","title":"Towards Cognitive AI Systems: a Survey and Prospective on Neuro-Symbolic AI","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.01040","snapshot_observed_at":"2026-08-16T06:00:00.986310Z","title":"Towards cognitive ai systems: a survey and prospective on neuro-symbolic ai,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.986310Z"},"links":{"cited_paper":"/paper/2401.01040","citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:0f639fe938d2745019779d6e96c94fa2c728b4c158c250041c087fbda9c5dbd0","observation_id":"0174992a-4958-4b4d-8c09-2536bd4b90e7","resolution":{"observed_at":"2026-08-16T06:00:00.986310Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.372187Z","title":"Autosa: A polyhedral compiler for high-performance systolic arrays on fpga,","venue":null,"work_id":"2626c251-02c3-44b0-a2ec-6b8b94623978","year":2021},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.990671Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:5d8d17d72aefbb253b9ffe443c6746f7c948369c428ebbece7d14ffb0e1b3e88","observation_id":"a16ad788-305d-43d0-95ee-5f4d06f5dd64","resolution":{"observed_at":"2026-08-16T06:00:01.376842Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.359736Z","title":"Automated systolic array architecture synthesis for high throughput cnn inference on fpgas,","venue":null,"work_id":"c802280c-20b6-4ec0-8560-13dcf4c04d7c","year":2017},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.994763Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:fb1644f1b277396c9a2b556fe9b4ec3ed1cf80f1a886b0e3f2b4d0ee44fbc645","observation_id":"cf4144e9-439e-49f7-84f2-b447d3bce918","resolution":{"observed_at":"2026-08-16T06:00:01.364146Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.347535Z","title":"A survey of fpga design for ai era,","venue":null,"work_id":"d8e2a5a3-6d19-47fd-b047-d7de3d08fcc4","year":2020},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:00.998952Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:c760df1389b3d27ff09dfffa6517bbbe47dad63443791ef404284a647d398ff6","observation_id":"c14f4f43-46f5-433a-bd44-e8b44dc14d19","resolution":{"observed_at":"2026-08-16T06:00:01.351577Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.335242Z","title":"Understanding the potential of fpga-based spatial acceleration for large language model inference,","venue":null,"work_id":"50b298e7-9a9e-4d85-8de2-096d50181501","year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.002793Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:9334e98a61e3d9c29790e5e31c8fe52304279c9f82ee9045e998b0b2471a559f","observation_id":"9c2cd836-c433-465e-87df-3dda4160931c","resolution":{"observed_at":"2026-08-16T06:00:01.339190Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.323748Z","title":"A comprehensive evaluation of fpga-based spatial acceler- ation of llms,","venue":null,"work_id":"1674bf9c-6417-47f1-b142-a6d51d0528d9","year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.007994Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:480ced67da5c1671f6b40258df42ac35a1db5db5b8a588a848fda28898660ec0","observation_id":"0c59b8a3-27ad-4e1f-abbb-00bb37bb52b0","resolution":{"observed_at":"2026-08-16T06:00:01.327861Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.312096Z","title":"Flightllm: Efficient large language model inference with a complete mapping flow on fpgas,","venue":null,"work_id":"c6b9fa25-04d6-4a02-9f21-dd612c0781c7","year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.012916Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:9bfc4aaa6cbe53d3fdf34139c6b124b6e8779d32dcd16cfc7f8373c1774a7e31","observation_id":"b3a3d340-54ed-4f85-aeae-5ece9dfe038b","resolution":{"observed_at":"2026-08-16T06:00:01.316309Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.298875Z","title":"Fpga- based high-throughput cnn hardware accelerator with high computing resource utilization ratio,","venue":null,"work_id":"73d0ba86-833b-417f-9503-2d5d957b795e","year":2021},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.017563Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:9788520f6c31f08cedb5a9522030da39fa6073d63a6fa76019b04ce5d7d4696f","observation_id":"d165faf6-226a-4d31-b25b-8a4972758067","resolution":{"observed_at":"2026-08-16T06:00:01.303995Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.285948Z","title":"A high throughput acceleration for hybrid neural networks with efficient resource management on fpga,","venue":null,"work_id":"a6b1127a-bbf9-4ebc-9f5c-e209dcbfb097","year":2018},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.022247Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:c13754cb63e63f143aefe1fe8ba5f815bf810a9aac59b778282cb116715bb1bc","observation_id":"4e308f58-26ad-4bf9-8231-0333fcc8a79b","resolution":{"observed_at":"2026-08-16T06:00:01.290780Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.11424","last_updated":"2024-09-12T17:53:37Z","snapshot_observed_at":"2026-08-16T13:49:57.022155Z","submitted_at":"2024-09-12T17:53:37Z","title":"LlamaF: An Efficient Llama2 Architecture Accelerator on Embedded FPGAs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.11424","snapshot_observed_at":"2026-08-16T06:00:01.026856Z","title":"Llamaf: An efficient llama2 architecture accelerator on embedded fpgas,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.026856Z"},"links":{"cited_paper":"/paper/2409.11424","citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:41bf17253c3c35acd1338d07b58191d3da8ed0e4a6791738af94c40558b40bd2","observation_id":"87e47059-59b1-4264-b173-ec4081cd029a","resolution":{"observed_at":"2026-08-16T06:00:01.026856Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.273831Z","title":"Mimonets: Multiple-input-multiple-output neural networks exploiting computation in superposition,","venue":null,"work_id":"f422a2e7-2205-4d07-922e-c1fa8a66cd50","year":2023},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.031668Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:569575bfae746dcbb9d06bb1190d2e8a2e842dd009fc2f78a3b24882cabe05b8","observation_id":"33a9409b-d57f-4a4b-8ecd-2c1fc73f9edc","resolution":{"observed_at":"2026-08-16T06:00:01.278373Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.261667Z","title":"Cogsys: Efficient and scalable neurosymbolic cognition system via algorithm-hardware co-design,","venue":null,"work_id":"54b3a194-f9de-47a2-84a0-76fc2465a717","year":2025},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.036038Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:33b351b2dbc31ddd16b45b8d75a3e3ebe1e29df12cb7d48057b79f69c7395333","observation_id":"1fb38b78-9c05-4f19-bf2d-d274bec3048c","resolution":{"observed_at":"2026-08-16T06:00:01.266150Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.247276Z","title":"High density 8-bit multiplier systolic arrays for fpga,","venue":null,"work_id":"eeba2609-fb50-49fe-b51c-fa4f67d4a116","year":2020},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.039935Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:3a928de7b58d6ce66822b5277fbf874bbef388a7b734e22911c2d305c937ee81","observation_id":"ba521d2b-fc3e-4ecc-ba00-90530960bd6a","resolution":{"observed_at":"2026-08-16T06:00:01.252450Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.233587Z","title":"A systematic methodology for characterizing scalability of dnn accelerators using scale-sim,","venue":null,"work_id":"d0de33fa-671f-4acf-8f8c-fcb774793857","year":2020},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.043926Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:b7297f79a712ac0aaaed3db45c0a3d91d0336d10aea557645cb5f757c44c10ed","observation_id":"ad56851f-69ad-4a9c-9ed2-80cf3eab8856","resolution":{"observed_at":"2026-08-16T06:00:01.238155Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.220857Z","title":"Raven: A dataset for relational and analogical visual reasoning,","venue":null,"work_id":"883ba429-6d66-4594-987c-979e66e05588","year":2019},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.047968Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:2202ec928389b149026ebc4186cf7ad07205a4da8ec70fba599ebb4428996379","observation_id":"e0300db2-79a5-45a2-806d-9e9e021b9b8a","resolution":{"observed_at":"2026-08-16T06:00:01.225116Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.208374Z","title":"Stratified rule-aware network for abstract visual reasoning,","venue":null,"work_id":"f637cbed-3ed0-43a1-a663-a8a6de36db07","year":2021},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.051985Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:9d234330461828feee2be433c4251d9121d8c9aa48034cff33593840161b615b","observation_id":"ac6e3276-a8ae-4db3-85cb-1d192ddf0ffc","resolution":{"observed_at":"2026-08-16T06:00:01.212875Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.194487Z","title":"Measuring abstract reasoning in neural networks,","venue":null,"work_id":"e3496711-8ea2-4ad4-b724-0bc126a92c30","year":2018},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.056027Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:0699b5db6ed5fd94b4675acea1358a6eaff861878acf28aa068d281913227fa8","observation_id":"d630ebfe-e20d-4ccf-87b6-2e9eaa424215","resolution":{"observed_at":"2026-08-16T06:00:01.198591Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.182921Z","title":"Gamma: Automating the hw mapping of dnn models on accelerators via genetic algorithm,","venue":null,"work_id":"f2eb6ca8-eeb9-4d49-8eee-92aa6abb55d7","year":2020},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.060124Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:9e52778f23637a343476ff8b2a3c769cfc01476035fff169b792f2bd966c01cb","observation_id":"e2e2c044-bbe5-4539-8bed-c069a089e44f","resolution":{"observed_at":"2026-08-16T06:00:01.186678Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.064112Z","title":"Maestro: A data-centric approach to understand reuse, performance, and hardware cost of dnn mappings,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.064112Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:f8484e517ad7809ea86156e45c4bac11e868e567eb8b08948436b4db223b4445","observation_id":"4b27e620-69cf-49c0-8abd-adf284bf6181","resolution":{"observed_at":"2026-08-16T06:00:01.064112Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.160124Z","title":"A benchmark for compositional visual reasoning,","venue":null,"work_id":"fb1271d7-8d36-49c5-8b1c-c4171761d1e7","year":2022},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.068292Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:c97886b474a59c7c7669ecb83852c33761dbc3d0d6d3ebe3c8d02cfb876bdddd","observation_id":"6345d23c-06fd-40bf-b42b-216cb69bf7be","resolution":{"observed_at":"2026-08-16T06:00:01.164049Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T06:00:01.146984Z","title":"Comparing machines and humans on a visual categorization test,","venue":null,"work_id":"5992e268-5964-4252-bcff-9e4672a12e25","year":2011},"citing_paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-16T06:00:01.072171Z"},"links":{"citing_paper":"/paper/2504.19323"},"observation_digest":"sha256:b924a37d01c97a96e9e19def93c640aa26fb6c6e3c6560a3f4d96cc19b21a59b","observation_id":"0d0a1f5b-5eca-4be7-8aeb-8f1079c6c337","resolution":{"observed_at":"2026-08-16T06:00:01.151371Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2504.19323","last_updated":"2025-04-29T14:56:56Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-16T19:26:09.463680Z","submitted_at":"2025-04-27T18:28:43Z","title":"NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI"},"reference_resolution":{"displayed":38,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":5,"verified_exact":1,"verified_fuzzy":32},"total_outbound_references":38},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 19 August 2026, this Paper Citation Record lists 38 of 38 outbound references and 2 inbound Pith citation observations for arXiv:2504.19323."}