{"as_of":"2026-08-23T01:25:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:68d87308458aefc437c64b832d34d7e1801912b3e1410482d733a40a818a57ee","coverage":[{"denominator":28,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":28,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-16T05:52:37.826320Z","state":"measured"},{"denominator":28,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":28,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-22T06:32:14.747728+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2504.19659/citation-record","integrity":"/paper/2504.19659/integrity","json":"/paper/2504.19659/citation-record.json","paper":"/paper/2504.19659"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1016/j.bushor.2015.03.008","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-21T11:03:19.436173Z","title":"The Internet of Things (IoT): Applications, In- vestments, and Challenges for Enterprises","venue":"Business Horizons","work_id":"ada06882-ea54-496d-aab4-a121f9c396b1","year":2015},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.673513Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:f6bdbcab097b860700826e9e7a1988218043d7ca45978560128c96e55fb989aa","observation_id":"4e25531e-4459-49d0-bc26-300266d37dee","resolution":{"observed_at":"2026-08-16T05:52:37.957651Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:37.679703Z","title":"Edge AI: A Survey","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.679703Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:a9dc79a8e2b2e85410593fbdba63343cf31bbcad555012b56555e04152a20982","observation_id":"1dd81cab-6743-49b5-a159-2a1b2776f00a","resolution":{"observed_at":"2026-08-16T05:52:37.679703Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/s11042-023-16740-9","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-19T11:03:45.297681Z","title":"TinyML: Tools, Applications, Challenges, and Future Research Directions","venue":"Multimedia Tools and Applications","work_id":"815000aa-5b4e-4599-93c9-4baf19a90133","year":2023},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.685014Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:0f0783fd96cd16dc665412c8dae582e367f8f2123012603b35945b0288f24cdf","observation_id":"82fc5834-c674-4e71-b9ad-2e45947484ab","resolution":{"observed_at":"2026-08-16T05:52:37.930998Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:38.637852Z","title":"Waterman and K","venue":null,"work_id":"2262aaee-0862-4ed1-a83b-1288035956ba","year":2017},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.690181Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:5e8dea363172f266aebd402134c4c5261dcf66d85bddc2b1941a70d7e7d8be09","observation_id":"3ba19d01-2819-4f6e-8d72-61871943943e","resolution":{"observed_at":"2026-08-16T05:52:38.643165Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/978-94-017-7267-9","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-17T11:03:46.409680Z","title":"Ha and J","venue":null,"work_id":"4c46deec-2bf7-4164-8a12-d8df76d71168","year":2017},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.695326Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:55e026abe24fce776eb54f97e964dcd7b9b4babe63865e710cfa3cb08d6f2767","observation_id":"3726830a-7c54-4214-9264-c1839c75c19e","resolution":{"observed_at":"2026-08-16T05:52:37.915370Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:37.700476Z","title":"CFU Playground: Want a Faster ML Processor? Do it Yourself!","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.700476Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:af9bc17d2de7ec05ae46cd661bc0492167da7728f0377742ccedc42aaa181dc9","observation_id":"51751867-b6b6-4d53-a679-38e9a1e6ce6b","resolution":{"observed_at":"2026-08-16T05:52:37.700476Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.06767","last_updated":"2024-08-09T03:44:50Z","snapshot_observed_at":"2026-08-19T03:27:29.581049Z","submitted_at":"2023-08-13T13:34:04Z","title":"A Survey on Deep Neural Network Pruning-Taxonomy, Comparison, Analysis, and Recommendations","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.06767","snapshot_observed_at":"2026-08-16T05:52:37.710746Z","title":"A Survey on Deep Neural Network Pruning-Taxonomy, Comparison, Analysis, and Recommendations","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.710746Z"},"links":{"cited_paper":"/paper/2308.06767","citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:ceef1014e1dd26161ddfcc750e3a090e7c365d64275e7a56ca983a4d97d5e190","observation_id":"cc82b7a3-0d96-4e1a-9afb-55e7c7dfc299","resolution":{"observed_at":"2026-08-16T05:52:37.710746Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/s10766-024-00760-5","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-19T11:03:45.297681Z","title":"Hardware-Aware Evolutionary Explainable Filter Pruning for Convolutional Neural Networks","venue":"International Journal of Parallel Programming","work_id":"71651849-6019-46b9-9556-252d91b8a562","year":2024},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.716487Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:0c41b725eca2f54efc98734615f6b4da0e9f052cab79a01168e508d971adfe2a","observation_id":"83b7ab24-4f9c-4a9b-8243-fc5fab413c35","resolution":{"observed_at":"2026-08-16T05:52:37.898257Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:38.619323Z","title":"ESL Power and Performance Estimation for Heterogeneous MPSoCs using SystemC","venue":null,"work_id":"9dcc13b6-6acf-430a-89c7-a5636e2bf40c","year":2011},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.721664Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:fa026811f63f64340a08360331c574ad798849cb8023083d1af186145feb3c34","observation_id":"30afe8f0-72b5-4d0a-a0e4-e7e55c1e2e8b","resolution":{"observed_at":"2026-08-16T05:52:38.626543Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:38.601147Z","title":"What is the State of Neural Network Pruning?","venue":null,"work_id":"843468da-4d1e-4d9b-bd9c-1026cf2919aa","year":2020},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.728432Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:53e0c1c9364d9e96517a74dd44f812cd3957386f3ae35d828d96125e483e99af","observation_id":"c6225708-bbd1-4fbe-aeb6-0e2556c3b8f9","resolution":{"observed_at":"2026-08-16T05:52:38.607271Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:37.734560Z","title":null,"venue":null,"work_id":null,"year":2003},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.734560Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:e20bbf092c042952fc9d0f3b5c31aad9c5ec8af66802fcb237ce168478372a4b","observation_id":"41c1dc07-bb68-436e-ad8d-3e826f47f48a","resolution":{"observed_at":"2026-08-16T05:52:37.734560Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2104.08378","last_updated":"2021-04-16T21:27:32Z","snapshot_observed_at":"2026-08-16T18:30:58.242028Z","submitted_at":"2021-04-16T21:27:32Z","title":"Accelerating Sparse Deep Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2104.08378","snapshot_observed_at":"2026-08-16T05:52:37.742537Z","title":"Accelerating Sparse Deep Neural Networks","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.742537Z"},"links":{"cited_paper":"/paper/2104.08378","citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:57ba4e5146b6dffb8a1884b275f30f568ca8019d13f615972e760064b111e25a","observation_id":"5cfaf7c5-317f-4f47-b6a1-f96272faa2c7","resolution":{"observed_at":"2026-08-16T05:52:37.742537Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:37.748232Z","title":"SparseRT: Accelerating Unstructured Sparsity on GPUs for Deep Learning Inference","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.748232Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:87796ac1379556fb96354dd7608708b9a27f9753eaf4aab9e140c73dae789607","observation_id":"a1c4af31-0079-4327-8538-f9edeaaef2d0","resolution":{"observed_at":"2026-08-16T05:52:37.748232Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:37.753191Z","title":"SNAP: An Efficient Sparse Neural Acceleration Processor for Unstructured Sparse Deep Neural Network Inference","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.753191Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:b7a0ec55dbc2376588a2e32f23850e6f756c3de09df9ce7ee148e32b5df777b3","observation_id":"c76a022e-94a5-44a6-90a9-9ae985d258a2","resolution":{"observed_at":"2026-08-16T05:52:37.753191Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:37.757756Z","title":"DANNA: A Dimension-Aware Neural Net- work Accelerator for Unstructured Sparsity","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.757756Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:fcbaaf7e0344152654eea27c09dd51f0223ee3f35090dd2438daac4c0dedc8dd","observation_id":"bc954b66-ee62-446f-ad75-35659e4e6422","resolution":{"observed_at":"2026-08-16T05:52:37.757756Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:37.763739Z","title":"IndexMAC: A Custom RISC-V Vector In- struction to Accelerate Structured-Sparse Matrix Multiplications","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.763739Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:b477a506bbf4df40fb526ce3965c2c4ea751633736f416583d7f2c5cae37eac1","observation_id":"b0cc59be-0140-4cc2-bfb9-2d57815aac65","resolution":{"observed_at":"2026-08-16T05:52:37.763739Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:38.585254Z","title":"VexRiscv Core","venue":null,"work_id":"1df45f42-fccb-4cfb-98c2-0776ffe1954d","year":2023},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.768381Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:9a8eebd4fc05f6c3cb7e4137f7ca70102c7aaa6cc4e4b6276a48b8c55636b859","observation_id":"d6feb38d-4109-4daa-9cfe-9302eab7cf95","resolution":{"observed_at":"2026-08-16T05:52:38.589958Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:38.569426Z","title":"TensorFlow: Large-Scale Machine Learning on Heterogeneous Systems","venue":null,"work_id":"3ce10cd6-91b2-4cac-a3ac-8d8a1609cb44","year":null},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.773344Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:29cc38bcf0463e0da76e42c903ce4bbc9db8fc225a007eb8ed9892465af7b310","observation_id":"d36c03b6-609b-45ab-9988-ea6cbe74d1fa","resolution":{"observed_at":"2026-08-16T05:52:38.574383Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:38.539069Z","title":"Learning Multiple Layers of Features from Tiny Images","venue":null,"work_id":"05cdcd92-257d-4fba-834a-490a03cbd683","year":2009},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.785538Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:e221134c54a0098151c31a87e40821b0177d8af08d5961d992e37431e1bede5b","observation_id":"ae93522c-1e00-4b32-aea4-6c2d6b151020","resolution":{"observed_at":"2026-08-16T05:52:38.544054Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1804.03209","last_updated":"2018-04-09T19:58:17Z","snapshot_observed_at":"2026-08-15T16:28:51.252929Z","submitted_at":"2018-04-09T19:58:17Z","title":"Speech Commands: A Dataset for Limited-Vocabulary Speech Recognition","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1804.03209","snapshot_observed_at":"2026-08-16T05:52:37.790595Z","title":"Speech Commands: A Dataset for Limited-V ocabulary Speech Recognition","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.790595Z"},"links":{"cited_paper":"/paper/1804.03209","citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:5ab48ac98abd0b11a20fa4cdcc86c280572a0034e6ade327a0d5b950a8216597","observation_id":"0bd2e9ba-bf9a-427d-85af-6dc79c411683","resolution":{"observed_at":"2026-08-16T05:52:37.790595Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1906.05721","last_updated":"2019-06-12T17:47:21Z","snapshot_observed_at":"2026-08-21T15:45:59.627137Z","submitted_at":"2019-06-12T17:47:21Z","title":"Visual Wake Words Dataset","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1906.05721","snapshot_observed_at":"2026-08-16T05:52:37.795622Z","title":"Visual Wake Words Dataset","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.795622Z"},"links":{"cited_paper":"/paper/1906.05721","citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:fcb6ae2ff9e03b0d5cda1a50fe0057fd09d68d585b11ffc92c9ab0a6e7376d14","observation_id":"5a863929-b08c-4e04-abd9-aabb5d9dd2b1","resolution":{"observed_at":"2026-08-16T05:52:37.795622Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1405.0312","last_updated":"2015-02-21T01:48:49Z","snapshot_observed_at":"2026-08-21T02:14:04.953864Z","submitted_at":"2014-05-01T21:43:32Z","title":"Microsoft COCO: Common Objects in Context","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1405.0312","snapshot_observed_at":"2026-08-16T05:52:37.800458Z","title":"Microsoft COCO: Common Objects in Context","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.800458Z"},"links":{"cited_paper":"/paper/1405.0312","citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:cb83e08dc42a3264119f477c2e6502e4956b8af8f316056b12cb2e2d20693522","observation_id":"310d7f54-d289-4d19-a4ce-1414bac816ae","resolution":{"observed_at":"2026-08-16T05:52:37.800458Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2008.09072","last_updated":"2020-08-20T16:52:58Z","snapshot_observed_at":"2026-08-11T12:57:47.814122Z","submitted_at":"2020-08-20T16:52:58Z","title":"Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2008.09072","snapshot_observed_at":"2026-08-16T05:52:37.805577Z","title":"Utilizing Explainable AI for Quantization and Pruning of Deep Neural Networks","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.805577Z"},"links":{"cited_paper":"/paper/2008.09072","citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:ab3f6368079eb8bbafbcf84779e5fde43a6060c636fc8e6eda14a2e63468e9ee","observation_id":"ec68fc37-5be3-48b3-a4a4-05d469d294f3","resolution":{"observed_at":"2026-08-16T05:52:37.805577Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"7207.35269","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:38.066894Z","title":"DyFiP: Explainable AI-based Dynamic Filter Pruning of Convolutional Neural Networks","venue":null,"work_id":"7d1459f3-3554-405e-b164-44ea84ce6cc5","year":2022},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.811076Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:0f4d46d735ba8c5250b247d9e2b707d2b1514bb8325a55e8a9ec77552b13d4bb","observation_id":"45b6df8d-8d07-4939-9487-f62204fef5f9","resolution":{"observed_at":"2026-08-16T05:52:38.075169Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:38.522241Z","title":"MOSP: Multi- Objective Sensitivity Pruning of Deep Neural Networks","venue":null,"work_id":"ccb080e3-2869-4f1a-8034-7100150cc10f","year":2022},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.815554Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:b8520733db6dc517a3247d416c99453ef377b04a5ac26d4c9c0d8d494991332e","observation_id":"eedda1e3-b115-4a83-b9e6-e2baddae6098","resolution":{"observed_at":"2026-08-16T05:52:38.527754Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/fccm.2019","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:37.859354Z","title":"An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs","venue":null,"work_id":"74e78fea-962c-421a-ae94-fd92e82f08c2","year":2019},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.820683Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:19cca50a3417cab170dd37671589ff87cc96c5c6b638185fdcdb14c9d3370de7","observation_id":"779e4d9f-f66b-413e-b852-f5f3c1214ca1","resolution":{"observed_at":"2026-08-16T05:52:37.867029Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2006.16669","last_updated":"2020-06-30T10:43:02Z","snapshot_observed_at":"2026-08-09T20:14:01.374815Z","submitted_at":"2020-06-30T10:43:02Z","title":"EasyQuant: Post-training Quantization via Scale Optimization","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2006.16669","snapshot_observed_at":"2026-08-16T05:52:37.826320Z","title":"EasyQuant: Post-training Quantization via Scale Optimization","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.826320Z"},"links":{"cited_paper":"/paper/2006.16669","citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:44eedfd84b69adf13dac2b91de53236474e2e0177fe009f9a5320da78012276f","observation_id":"fc7e30ec-f26b-47cf-b8b6-9c5eff1e6e17","resolution":{"observed_at":"2026-08-16T05:52:37.826320Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T05:52:38.554245Z","title":null,"venue":null,"work_id":"80e7cb03-182c-49ca-a24b-076a4b461c1e","year":null},"citing_paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs","version":1},"reference_index":2015,"source":"pdf_text","source_observed_at":"2026-08-16T05:52:37.778380Z"},"links":{"citing_paper":"/paper/2504.19659"},"observation_digest":"sha256:a273be9065e375cc0fba29c6281244f2046ebc3cacd531e85ee9fa0507bda839","observation_id":"333a0e0b-d5d5-4eaa-a0d2-14327bd0e329","resolution":{"observed_at":"2026-08-16T05:52:38.559082Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2504.19659","last_updated":"2025-04-28T10:19:39Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-22T18:08:57.793856Z","submitted_at":"2025-04-28T10:19:39Z","title":"Hardware/Software Co-Design of RISC-V Extensions for Accelerating Sparse DNNs on FPGAs"},"reference_resolution":{"displayed":28,"state_counts":{"malformed_identifier":2,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":13,"verified_exact":5,"verified_fuzzy":7},"total_outbound_references":28},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"thesis":"As of 23 August 2026, this Paper Citation Record lists 28 of 28 outbound references and 0 inbound Pith citation observations for arXiv:2504.19659."}