{"as_of":"2026-08-07T19:17:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:807df9cc563eb275cd294f183bc4b54c3b19b2bb677c3f027f83ae95488e9df5","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":8,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":8,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":8,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":8,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T10:13:22.905355Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-01T14:05:46.780163Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","snapshot_observed_at":"2026-08-07T15:57:54.400632Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","version":1},"cited_work":{"arxiv_id":"2504.21770","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2504.21770","snapshot_observed_at":"2026-07-01T14:05:46.780163Z","title":"LASHED: LLMs and static hardware analysis for early detection of RTL bugs","venue":null,"work_id":"4f0d0855-3d2b-40db-99f9-008edafa6a8a","year":2025},"citing_paper":{"arxiv_id":"2601.02624","last_updated":"2026-04-07T18:17:50Z","snapshot_observed_at":"2026-07-06T22:40:46.465095Z","submitted_at":"2026-01-06T00:53:23Z","title":"LAsset: An LLM-assisted Security Asset Identification Framework for System-on-Chip (SoC) Verification","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-16T17:52:19.989248Z"},"links":{"cited_paper":"/paper/2504.21770","citing_paper":"/paper/2601.02624"},"observation_digest":"sha256:4b7f9377ac5e0dd111d3ca4c8e6349e2a1ea2396d86dac822ff2947078c9f278","observation_id":"909a1a83-3653-4e7e-93ae-c2ecc59b60c4","resolution":{"observed_at":"2026-05-16T17:53:11.577490Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","snapshot_observed_at":"2026-08-07T15:57:54.400632Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","version":1},"cited_work":{"arxiv_id":"2504.21770","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2504.21770","snapshot_observed_at":"2026-07-01T14:05:46.780163Z","title":"LASHED: LLMs and static hardware analysis for early detection of RTL bugs","venue":null,"work_id":"4f0d0855-3d2b-40db-99f9-008edafa6a8a","year":2025},"citing_paper":{"arxiv_id":"2604.15375","last_updated":"2026-04-15T19:25:57Z","snapshot_observed_at":"2026-07-30T15:32:05.926749Z","submitted_at":"2026-04-15T19:25:57Z","title":"VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-10T11:43:44.174797Z"},"links":{"cited_paper":"/paper/2504.21770","citing_paper":"/paper/2604.15375"},"observation_digest":"sha256:30c5eea9f8af5558efb483ee9643a3eaa6ef45ed5ffde3d64736a4ced2284491","observation_id":"768b6edf-0bf5-490f-a57a-aaca90c412ef","resolution":{"observed_at":"2026-05-10T11:45:21.405107Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","snapshot_observed_at":"2026-08-07T15:57:54.400632Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","version":1},"cited_work":{"arxiv_id":"2504.21770","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2504.21770","snapshot_observed_at":"2026-07-01T14:05:46.780163Z","title":"LASHED: LLMs and static hardware analysis for early detection of RTL bugs","venue":null,"work_id":"4f0d0855-3d2b-40db-99f9-008edafa6a8a","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-05-12T03:57:51.577486Z"},"links":{"cited_paper":"/paper/2504.21770","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:7dabfa4fbcc4f6b1828f1d477fa475b33b8cfbda1ca346a504406cf0aa469416","observation_id":"c1ae19c1-f58c-4dd9-8db6-8f08b8f535f5","resolution":{"observed_at":"2026-05-12T06:51:26.812604Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","snapshot_observed_at":"2026-08-07T15:57:54.400632Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","version":1},"cited_work":{"arxiv_id":"2504.21770","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2504.21770","snapshot_observed_at":"2026-07-01T14:05:46.780163Z","title":"LASHED: LLMs and static hardware analysis for early detection of RTL bugs","venue":null,"work_id":"4f0d0855-3d2b-40db-99f9-008edafa6a8a","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-05-14T21:12:08.821202Z"},"links":{"cited_paper":"/paper/2504.21770","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:9e17db926a1b6a5d5829cfe8bab559cbd1998937a6aa6929071502e6e0734a67","observation_id":"94338e35-2c4b-49a5-8626-05287d863630","resolution":{"observed_at":"2026-05-14T21:12:58.787364Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","snapshot_observed_at":"2026-08-07T15:57:54.400632Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","version":1},"cited_work":{"arxiv_id":"2504.21770","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2504.21770","snapshot_observed_at":"2026-07-01T14:05:46.780163Z","title":"LASHED: LLMs and static hardware analysis for early detection of RTL bugs","venue":null,"work_id":"4f0d0855-3d2b-40db-99f9-008edafa6a8a","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":3},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-05-21T08:58:25.469021Z"},"links":{"cited_paper":"/paper/2504.21770","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:2d4db0b2828f7499e06440e1d65f0756ca0723b647c13923a7d738a0db5c264d","observation_id":"d18b828c-e630-4a97-9329-d72dbee9d1be","resolution":{"observed_at":"2026-05-21T08:59:55.375280Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","snapshot_observed_at":"2026-08-07T15:57:54.400632Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","version":1},"cited_work":{"arxiv_id":"2504.21770","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2504.21770","snapshot_observed_at":"2026-07-01T14:05:46.780163Z","title":"LASHED: LLMs and static hardware analysis for early detection of RTL bugs","venue":null,"work_id":"4f0d0855-3d2b-40db-99f9-008edafa6a8a","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":4},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-06-30T22:18:09.663488Z"},"links":{"cited_paper":"/paper/2504.21770","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:44859b75b18ca6287d4b5f8439f6cf278c662ad5cfd22b6fa3f6c4d57b54482e","observation_id":"4ff916a1-ba4c-4e45-b84b-fa627dd44d51","resolution":{"observed_at":"2026-07-01T14:05:46.781880Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","snapshot_observed_at":"2026-08-07T15:57:54.400632Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.21770","snapshot_observed_at":"2026-08-01T01:40:53.775456Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:53.775456Z"},"links":{"cited_paper":"/paper/2504.21770","citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:94bb49a659933483ed5f3cd83fe7291c3e28435128885643d4c7e7726a6276eb","observation_id":"652db53f-a3b0-4fd9-8165-7345dce17f5d","resolution":{"observed_at":"2026-08-01T01:40:53.775456Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","snapshot_observed_at":"2026-08-07T15:57:54.400632Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.21770","snapshot_observed_at":"2026-08-06T10:13:22.905355Z","title":"LASHED: LLMs and static hardware analysis for early detection of RTL bugs,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-07T18:19:31.437323Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:22.905355Z"},"links":{"cited_paper":"/paper/2504.21770","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:68056e13b2a82140f422be405b87e60f8e70a9afa91b70203d17684dca875196","observation_id":"80c254fc-6eda-4d6b-8c88-9eb7a5df8ae5","resolution":{"observed_at":"2026-08-06T10:13:22.905355Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2504.21770/citation-record","integrity":"/paper/2504.21770/integrity","json":"/paper/2504.21770/citation-record.json","paper":"/paper/2504.21770"},"outbound":[],"paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-07T15:57:54.400632Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 8 inbound Pith citation observations for arXiv:2504.21770."}