{"as_of":"2026-08-21T10:21:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:8da4c9d3ae6f9a4ca4586fd28cbb0a30b8897ed22d3e35a79402b5119d4b3851","coverage":[{"denominator":56,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":56,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-16T04:37:35.845227Z","state":"measured"},{"denominator":56,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":56,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-21T06:32:19.484+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2505.00901/citation-record","integrity":"/paper/2505.00901/integrity","json":"/paper/2505.00901/citation-record.json","paper":"/paper/2505.00901"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.751580Z","title":"Trends on heterogeneous and innovative hardware and software systems,","venue":null,"work_id":"ec00d4ec-844d-4533-b0b3-9cab96d668d3","year":2019},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.550814Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:cb1df0241b8cc4fcf9bbdc46f53e5abb28e505c46ac3bc40d40e39caa9d117c6","observation_id":"b8d58673-50c5-484b-a80d-42f3a9edef5a","resolution":{"observed_at":"2026-08-16T04:37:36.756597Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.735436Z","title":"The Linux Foundation, 2024","venue":null,"work_id":"828f53ca-fe3e-457a-b57e-0de3a573992e","year":2024},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.558166Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:c8c6aa0453c6cbe3388ecac0d305723f6e6819b0d1bb35de80aa55919f460ab3","observation_id":"c300a422-75e2-432f-8f72-0b80716639ff","resolution":{"observed_at":"2026-08-16T04:37:36.740329Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:35.563780Z","title":"Openmp: an industry standard api for shared- memory programming,","venue":null,"work_id":null,"year":1998},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.563780Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:b951d623557de2aad1d893508fc0c89b9fdee321b75d48143fe718d1b2c893f3","observation_id":"57cd44c9-7333-40d8-ae73-46db661d54d5","resolution":{"observed_at":"2026-08-16T04:37:35.563780Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.709484Z","title":"On the off-chip memory latency of real-time systems: Is ddr dram really the best option?,","venue":null,"work_id":"777f29e8-bff7-41fb-a6f7-71299756467a","year":2018},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.569779Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:26fc2f4905375df93728c0a02d00c65c9bf5464e3119346fcf09b9ff72cc5587","observation_id":"f26b5694-4dc1-41f6-8c77-d214dc7ae2cf","resolution":{"observed_at":"2026-08-16T04:37:36.715195Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.694523Z","title":"De- mystifying the characteristics of high bandwidth memory for real-time systems,","venue":null,"work_id":"e45b2dc1-e057-412d-8817-9eab6cddd56e","year":2021},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.575502Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:57bda7b74a717801269bcef543f8ee0a4e6d93a33ab9b03b5391079eb7258459","observation_id":"03c9c79c-bda9-4540-be6e-23addc1e56ae","resolution":{"observed_at":"2026-08-16T04:37:36.699502Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.678656Z","title":"Fast and predictable non- volatile data memory for real-time embedded systems,","venue":null,"work_id":"b1202308-1416-48bd-9ae5-5db6799122c7","year":2021},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.580510Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:23c8a2200cf9cae1fbeaabba9d4ced7b80141aec7befc83006556f61a600d53e","observation_id":"0fc8c430-d77a-48f6-a160-20d66d0c4fe1","resolution":{"observed_at":"2026-08-16T04:37:36.683715Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.663470Z","title":"Bus-Aware Static Instruction SPM Allocation for Multicore Hard Real-Time Systems,","venue":null,"work_id":"c1754ea8-fc76-4791-8415-3f5c243943f7","year":2017},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.586000Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:512f3ea2f241fb60ad16184b89d5f29abaed463dbad5d364af708687f879d82a","observation_id":"86c120d9-fcd5-4544-a19e-2a76cdc7054e","resolution":{"observed_at":"2026-08-16T04:37:36.668193Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.648507Z","title":"A dynamic scratchpad memory unit for predictable real-time embedded systems,","venue":null,"work_id":"d59c9611-c4fa-4fa5-bf98-ec73721377f5","year":2013},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.591239Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:4d373b8d221f6d64c2153e4cbb63bc37fe857df481eeca0f01ffb85950a1875e","observation_id":"924d4f4d-6c8a-46b0-87a7-5b6aa3282e22","resolution":{"observed_at":"2026-08-16T04:37:36.653499Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.633455Z","title":"Gleipnir: a memory profiling and tracing tool,","venue":null,"work_id":"fed6bdd2-86d1-4694-bae4-0ec50356b6a2","year":2013},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.596398Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:e4994354fef4349024ab1d1aaf44295837a83188ddc9a1ceb1982c060cac11b9","observation_id":"1cb2c8a4-1f3c-499f-8c4e-7642baa5ea4d","resolution":{"observed_at":"2026-08-16T04:37:36.638418Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.618517Z","title":"Alleria: An advanced memory access profiling framework,","venue":null,"work_id":"598787c9-505b-4114-b3f5-afac0d8861f7","year":2019},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.601894Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:74ade694badfb92a14f6a3b74257fedf48e52f96311e0912d2768a43b61d9f4d","observation_id":"336999bc-2cc6-4132-a36b-fae68bf01e75","resolution":{"observed_at":"2026-08-16T04:37:36.623087Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.603755Z","title":"Governing with Insights: Towards Profile-Driven Cache Management of Black-Box Applications,","venue":null,"work_id":"88d21797-c574-4dcf-93c9-554b738f85c0","year":2021},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.607029Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:d0a06ecd25e07ef5aaad0fe11829163b3506b7a90d96bc98078b7a1413dc71c0","observation_id":"10eacb81-6ee8-4a72-a365-37b081bef7cb","resolution":{"observed_at":"2026-08-16T04:37:36.608657Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.587293Z","title":"nanobench: A low-overhead tool for running microbenchmarks on x86 systems,","venue":null,"work_id":"047a3ef5-7cb0-4e89-9cf5-fac71939decc","year":2020},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.612927Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:c36a398e250133a3a1418b015ae07d8995b978d7a7b7ffefdc2d5af0a2107d7d","observation_id":"9663d726-7187-4682-9fa3-28adba5c81db","resolution":{"observed_at":"2026-08-16T04:37:36.592715Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.571488Z","title":"Zynq ultrascale+ mpsoc data sheet: Overview (v1.8),","venue":null,"work_id":"c9847f00-6987-4579-a22c-e5302ecd8ae9","year":2019},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.618023Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:46be00476461b65cf5ad4055f465b19f3fd083725517d9a812fd3eb61683a5bf","observation_id":"70b3229d-dc4f-45be-b7c0-8a4fe641a2d7","resolution":{"observed_at":"2026-08-16T04:37:36.576743Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.554641Z","title":"Cortex-A53 MPCore technical reference manual (r0p4),","venue":null,"work_id":"0eb01125-9e4c-4ba9-92a8-801ba725a7de","year":2018},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.627355Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:4aedcee7ec502c9fbf4b86a6b8b9130b8e758da302bc4b08ab88c3b9b8068bd5","observation_id":"a84213cd-9b45-4ad6-98cf-63f629a110ea","resolution":{"observed_at":"2026-08-16T04:37:36.560624Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.536755Z","title":"Arm Architecture Reference Manual Armv8, for Armv8- A architecture profile (version G.a),","venue":null,"work_id":"2fdbc980-b03c-4f97-8473-46393bd58a3b","year":2011},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.632685Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:6cebae5c31b303a2b8536ed5f5e2c7f71c6b52b56a1bf3e9156c56f1b7729b7e","observation_id":"02da83ab-4e1f-4b98-b39b-7d79a3eeb62d","resolution":{"observed_at":"2026-08-16T04:37:36.543348Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.521744Z","title":"Jailhouse,","venue":null,"work_id":"0f0445a6-522e-4c31-aeff-c09d26eda278","year":2023},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.637987Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:eeb08642c3e663743228487dc50f872489f1f2aa440f1dec125cf14dca9855e2","observation_id":"a00ee053-b850-441c-a865-65577780b00a","resolution":{"observed_at":"2026-08-16T04:37:36.526917Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.504936Z","title":"Cache bank-aware denial-of-service attacks on multicore arm processors,","venue":null,"work_id":"5dddcc00-c6d2-4338-b7c2-40b5895e3c36","year":2023},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.642819Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:00f6ef9a28d35b78cea16c70df9dde6dbd337794afc5a7c27e0291c4fd55e372","observation_id":"9cc0920f-1047-44c1-a05a-b12d2c07a6e0","resolution":{"observed_at":"2026-08-16T04:37:36.509852Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.489199Z","title":"Per-Bank Bandwidth Regulation of Shared Last-Level Cache for Real-Time Systems ,","venue":null,"work_id":"4be7fcd6-1c01-4011-bfbb-8cfe6c913942","year":2024},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.647585Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:ed9d411ccee112beccb76b3522049dda5aa2422f9dad85ddfd57f4d3a7aa6670","observation_id":"8dc30515-ce51-4c39-8d72-a421ecaa355e","resolution":{"observed_at":"2026-08-16T04:37:36.494407Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.472828Z","title":"Denial-of-Service Attacks on Shared Cache in Multicore: Analysis and Prevention ,","venue":null,"work_id":"2bdb63f3-87d7-4430-815e-e307a318ee6b","year":2019},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.654813Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:e95ab8865697584eaf7b3ccdb9816b2e3548be417680514615336dd37bca55a3","observation_id":"b764b5de-1a2f-4742-8844-e401f34cb6e0","resolution":{"observed_at":"2026-08-16T04:37:36.478692Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.456140Z","title":"SD-VBS: The san diego vision benchmark suite,","venue":null,"work_id":"d77318ef-9b3e-4cac-be58-62938fb54596","year":2009},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.659603Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:eafafcfb9951f4f256ef13af1a45c953280c73a928d78da9d1c035af5ecf3b7a","observation_id":"50a1cdbd-c587-4a91-96d9-014d48e16740","resolution":{"observed_at":"2026-08-16T04:37:36.461649Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.440817Z","title":"Rt-bench: An extensible benchmark framework for the analysis and management of real-time applications,","venue":null,"work_id":"3903313d-4bb1-4eb4-89ac-3d040a8e0e24","year":2022},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.664331Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:a02e8ef3f2998088d013059be24def2f45f7c531fbcd138b2298fda4dd8a4523","observation_id":"501c9788-372d-4993-9ce1-a3201a4ede6e","resolution":{"observed_at":"2026-08-16T04:37:36.445791Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.426454Z","title":"Intel® memory latency checker v3.11b,","venue":null,"work_id":"4bb07eaf-64e9-4fe7-bd17-2124235863e7","year":2014},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.668969Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:1e2ec6ea7f5debab4ecf87421669f651fa244b19050297157991f23c4a12803b","observation_id":"a19c9383-c02a-4784-a0ff-5f89c98a63ca","resolution":{"observed_at":"2026-08-16T04:37:36.431086Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.410914Z","title":"Taming non-blocking caches to improve isolation in multicore real-time systems,","venue":null,"work_id":"3a08412c-731e-4ada-8563-b0454a927cc3","year":2016},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.673641Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:26cffabc0f6844c9486f36209649df6c91fe14fc33157d9c75966b7d6f68084b","observation_id":"b6b6d163-fb73-421c-ade9-80ef20f24501","resolution":{"observed_at":"2026-08-16T04:37:36.415745Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.02814","last_updated":"2025-07-14T07:03:30Z","snapshot_observed_at":"2026-08-19T04:07:03.556793Z","submitted_at":"2024-11-05T05:22:14Z","title":"The Hitchhiker's Guide to Programming and Optimizing Cache Coherent Heterogeneous Systems: CXL, NVLink-C2C, and AMD Infinity Fabric","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.02814","snapshot_observed_at":"2026-08-16T04:37:35.678385Z","title":"The hitchhiker’s guide to programming and optimizing cxl-based heterogeneous systems,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.678385Z"},"links":{"cited_paper":"/paper/2411.02814","citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:447c8edda95f2bff7b7bddaa73cdabe9a43f9699af95881e9f0b73b8489b1b01","observation_id":"41a4fa01-e622-4df9-9a81-8ff6050f34c5","resolution":{"observed_at":"2026-08-16T04:37:35.678385Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.395757Z","title":"Characterizing and modeling non-volatile memory systems,","venue":null,"work_id":"79826237-7c64-4d47-a8d7-da0c607c83d5","year":2020},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.683267Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:86012cab76f32d581591553873af505f908a66170b112cc34ccaf9862c830317","observation_id":"831c1864-c07c-431c-8d89-129b1150dbed","resolution":{"observed_at":"2026-08-16T04:37:36.400507Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.380493Z","title":"Simple benchmark for memory throughput and latency resources,","venue":null,"work_id":"6015aeda-fc87-4637-9a23-49208d9a3a51","year":2016},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.688087Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:8f415afff09a1d17647b2fb3c813bb481fc22e014206de7fcfe7b44160b968eb","observation_id":"b3b8bfc1-8d88-4444-8e7c-afa5b180649a","resolution":{"observed_at":"2026-08-16T04:37:36.385183Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.365064Z","title":"Demystifying the memory system of modern datacenter fpgas for software programmers through microbenchmarking,","venue":null,"work_id":"e55ce03f-9b36-4fb8-b7cb-284c726d032d","year":2021},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.692860Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:116b7452fa3a72608365fcb1f74f476ade5c105d61a38b1abde6a5e2f4194c28","observation_id":"e3b02519-f190-4f23-8406-ec2ca78482d3","resolution":{"observed_at":"2026-08-16T04:37:36.370156Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1903.05714","last_updated":"2019-08-09T18:41:24Z","snapshot_observed_at":"2026-08-19T10:22:26.238497Z","submitted_at":"2019-03-13T21:14:40Z","title":"Basic Performance Measurements of the Intel Optane DC Persistent Memory Module","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1903.05714","snapshot_observed_at":"2026-08-16T04:37:35.697909Z","title":"Basic performance measurements of the intel optane dc persistent memory module,","venue":null,"work_id":null,"year":1903},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.697909Z"},"links":{"cited_paper":"/paper/1903.05714","citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:0de4cf726460a956e51f1bc335c2583857e2b3b021dc0ff4343868b07a6caea7","observation_id":"87abd544-e6d3-4478-b6da-75ef0c8d2125","resolution":{"observed_at":"2026-08-16T04:37:35.697909Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.349203Z","title":"Softmc: A flexible and practical open-source infrastructure for enabling experimental dram studies,","venue":null,"work_id":"7967a1bc-a926-4206-9fd0-509a24c9ecd4","year":2017},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.703148Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:914c4181074f1798d050621cc238c7f3d71152c1d425507e2d1feb9439edf6c0","observation_id":"da5876f5-513a-4c27-a6cb-75a9806e656b","resolution":{"observed_at":"2026-08-16T04:37:36.354528Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.333503Z","title":"Measuring cache and tlb performance and their effect on benchmark runtimes,","venue":null,"work_id":"5d0c81df-00eb-406f-9fa9-04d847709f16","year":1995},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.708580Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:10e14c55760fcec4471f70b73a7b1c19af540f1c2706c1cf6f35e7f3615788ec","observation_id":"5bd0d822-0351-47f1-bf28-5b52f1196338","resolution":{"observed_at":"2026-08-16T04:37:36.338999Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.317686Z","title":"Measuring data cache and tlb parameters under linux,","venue":null,"work_id":"989ded15-520f-44e6-91b8-930d5f53bb97","year":2000},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.713407Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:b617deeac659de0718db5a79dec582e2ca02e29a05c3158c4cf7a331255233ea","observation_id":"3e317f70-d6a2-472b-ac08-cd0a6e92d0b7","resolution":{"observed_at":"2026-08-16T04:37:36.322813Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.301002Z","title":"Automatic memory hierarchy characterization.,","venue":null,"work_id":"1c6572e3-9b9b-4ccb-b3a1-6fae117d4243","year":2001},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.718268Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:87ac5d753ab0547f0f26c0051265d7ffd3ed908fb60be10b55c71b88731f6fe6","observation_id":"3f6b7cb2-13cd-4476-96ba-8567b35bf394","resolution":{"observed_at":"2026-08-16T04:37:36.306008Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.284769Z","title":"Accurate cache and tlb characterization using hardware counters,","venue":null,"work_id":"a8abd5ac-afd2-49b3-93c0-537a9c6e9251","year":2004},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.723763Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:41345faafda4d33634c3d7c7a50544ef7bdc88367d6b1a2ef5b03618a5fc4158","observation_id":"88dae97d-ba49-4d81-bae9-f63a8c81d9a7","resolution":{"observed_at":"2026-08-16T04:37:36.289593Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.269810Z","title":"Automatic measurement of memory hierarchy parameters,","venue":null,"work_id":"7af004d7-6ad6-42e2-acba-2c8356dbe145","year":2005},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.729605Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:56d4f52a2d3bfc9b62b83dfa703d96761cfceeac30083194d26d9f2a937f723b","observation_id":"2ecc2d63-bace-4650-858a-c9c2baa2a1bf","resolution":{"observed_at":"2026-08-16T04:37:36.274719Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.255115Z","title":"Automatic measurement of instruction cache capacity,","venue":null,"work_id":"02cd45d3-ee2e-48de-b490-e56ecab1d8f2","year":2005},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.734750Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:3e15d5476298abfe9086bc4ca04d6692892409bd68c76da17534de4b6f077bfb","observation_id":"97f767cd-4659-42f8-bbea-27c5c7489745","resolution":{"observed_at":"2026-08-16T04:37:36.259652Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.239199Z","title":"Memory performance and cache coherency effects on an intel nehalem multi- processor system,","venue":null,"work_id":"3ee55c08-8562-46d5-bded-851544bb8487","year":2009},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.740427Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:b38c2ff5a53b0bf549ab2ae9d2b7bef86f76b87615529efe6aeaea05ea249924","observation_id":"673046c9-336f-41e9-aa9f-9a302c5b032f","resolution":{"observed_at":"2026-08-16T04:37:36.244323Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.223192Z","title":"Measurement-based modeling of the cache replacement policy,","venue":null,"work_id":"80153a00-6227-451e-8d33-b3151ec56cf1","year":2013},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.746563Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:2d556a3ed7755f769e4be1f2b0e8f7d732f983933fa3faad97f287f4333fb7f2","observation_id":"f6502be4-e7ae-493f-9dc4-45855b442cb8","resolution":{"observed_at":"2026-08-16T04:37:36.228510Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.206629Z","title":"Reverse engineering intel last-level cache complex addressing using performance counters,","venue":null,"work_id":"5ec4fa56-74d7-41be-af67-93f293860ec2","year":2015},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.752008Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:5f40aa2cd441d5278e09df59e17a3e25262cbf4a173357fa51131c074cccc11d","observation_id":"091d641b-aaac-46c6-b67c-5ba0cabc9ca4","resolution":{"observed_at":"2026-08-16T04:37:36.212035Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.189784Z","title":"Last-level cache side-channel attacks are practical,","venue":null,"work_id":"6fccdb8c-8840-428a-aa17-07e5d28ee8d9","year":2015},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.756884Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:3dbadf5da08d2e575aebb40e6e48a2bbd7823d478831f725785faea318f68905","observation_id":"0cb1870d-6822-4ef1-a1d2-fb2aa4898203","resolution":{"observed_at":"2026-08-16T04:37:36.194881Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.174141Z","title":"Dram bender: An extensible and versatile fpga-based infrastructure to easily test state-of-the-art dram chips,","venue":null,"work_id":"5222bd7b-7097-4cb3-a948-d157c90a0543","year":2023},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.761497Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:bc89ba0e4c21491eafaf7defa44bde45bc72a78222015113703f76c408e772a2","observation_id":"80fbfbc2-b488-45fb-9248-7f915789c130","resolution":{"observed_at":"2026-08-16T04:37:36.179354Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.157445Z","title":"Uncovering in-dram rowhammer protection mechanisms:a new methodology, custom rowhammer patterns, and implications,","venue":null,"work_id":"01864125-b033-4715-8826-6fb07e87f551","year":2021},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.766629Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:f68c24b66e53ae76c1fd7f6ccbff31237c1ff81d1417fa5c9dcaab5008aac7d7","observation_id":"a24b47db-a94c-4922-95b8-83741bd91634","resolution":{"observed_at":"2026-08-16T04:37:36.162829Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.140862Z","title":"Drama: exploiting dram addressing for cross-cpu attacks,","venue":null,"work_id":"cf15b954-c7e9-479d-87b4-9be81b3df833","year":2016},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.771273Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:00cea6b42a4f7e13b35784bd4b8e7580ef50fe3bf1e41a2e4af57759e9a265d8","observation_id":"bf24e1a2-74fb-4670-854b-847b364dc1ee","resolution":{"observed_at":"2026-08-16T04:37:36.145880Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.125771Z","title":"Reliable reverse engineering of intel dram addressing using performance counters,","venue":null,"work_id":"17d825f1-ec52-4ddc-869a-3d41f368bbc8","year":2020},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.776526Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:d912475333508117814ce440dd9dd8af75035f2083941767c5c3490b1887228c","observation_id":"8ec3bcc2-1110-4e16-989c-cc2cbca8ea44","resolution":{"observed_at":"2026-08-16T04:37:36.130835Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.109951Z","title":"Software-only reverse engineering of physical dram mappings for rowhammer attacks,","venue":null,"work_id":"df0f87c7-f00b-4273-9ea8-e5c2bd026513","year":2018},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.781370Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:c04ecb93c71581769b24aa4361a7ccac7e0dee32c57cf940fac3bf6ca634a3a5","observation_id":"92df9613-75c8-48ba-b4db-83aeaa801e61","resolution":{"observed_at":"2026-08-16T04:37:36.115417Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.094859Z","title":"NVLeak: Off-Chip Side-Channel attacks via Non-V olatile memory systems,","venue":null,"work_id":"38cb3fbb-d3e9-4f75-abd0-719569400513","year":2023},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.786254Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:fd76745e2fd29e3dd0d47b66504d8d7d6cb6f90a1bf004559328e42f233850b5","observation_id":"fac5f63d-d2e0-4064-a6be-46dac001a6e0","resolution":{"observed_at":"2026-08-16T04:37:36.099640Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.078023Z","title":"Performance evaluation and optimization of hbm-enabled gpu for data-intensive applications,","venue":null,"work_id":"aea9c3cd-128b-4fab-a690-fe2dcfa02a12","year":2017},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.791137Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:f66a86584091649820b595fe59511fada571bb3f073ba2388876ea2cc97cd78e","observation_id":"1683e995-94d4-4cf5-8173-a484680cec55","resolution":{"observed_at":"2026-08-16T04:37:36.083361Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.062782Z","title":"Shuhai: Benchmarking high bandwidth memory on fpgas,","venue":null,"work_id":"0fa3901e-9f30-4c42-8e39-3af1a35b1612","year":2020},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.796065Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:24158e33f60f780626c6c7942dd4a9bd718d165f9e4faeb9b9089865316534a3","observation_id":"ebdd5a36-e058-4b88-8f2a-adabf94e351f","resolution":{"observed_at":"2026-08-16T04:37:36.067571Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.047817Z","title":"Characterizing the performance benefit of hybrid memory system for hpc applications,","venue":null,"work_id":"db9703d7-6b43-48d3-bd74-b6703476806a","year":2018},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.800851Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:13dec0634a66576ef690c6d427d18f27b0f12149a9467d33cd0d53f738764a67","observation_id":"0d11e480-36d0-4ca7-9300-c71c7b1487d9","resolution":{"observed_at":"2026-08-16T04:37:36.052796Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.030881Z","title":"De- mystifying the characteristics of high bandwidth memory for real-time systems,","venue":null,"work_id":"371e778a-be64-47d3-b1c9-5a2c7f9d779e","year":2021},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.806129Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:6cd9b253e2dc5b484c803e172860d2cae80c4daf9cdf082ee4cd241bec8f0901","observation_id":"d9a97a67-fc6a-487b-9087-54c393227ce8","resolution":{"observed_at":"2026-08-16T04:37:36.036321Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:36.014463Z","title":"Benchmarking a new paradigm: Experimental analysis and characterization of a real processing-in-memory system,","venue":null,"work_id":"c4705012-9d4a-496a-9814-14446e4b4d44","year":2022},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.811498Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:e93aaa73070808cebe078e8f68f906652e701573c5e68ece7ac2c62e809ed078","observation_id":"b6aa61db-f1e6-4652-a43a-eb3a80abf1d7","resolution":{"observed_at":"2026-08-16T04:37:36.019481Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:35.997659Z","title":"Evaluation of memory performance in numa architectures using stochastic reward nets,","venue":null,"work_id":"c3622815-a328-4362-806e-2ce34d016429","year":2020},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.816286Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:4fae9e19e7dc221aa10658912bcd0ab9fda1a63fd5b62a8bfe4e4858e1217a27","observation_id":"600a9e03-2694-42c2-903f-e4540723bb4d","resolution":{"observed_at":"2026-08-16T04:37:36.002717Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:35.980645Z","title":"Performance and availability evaluation of numa architectures,","venue":null,"work_id":"bce9d5ba-3cbc-488d-9ac4-b84b31e04caf","year":1996},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.823223Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:b283b88d7daed39d1bcf860737ec0ba03468538998c1fbe57325719d7f0741ae","observation_id":"4eb9ffd8-9a3b-45d0-8ba2-88aa43376682","resolution":{"observed_at":"2026-08-16T04:37:35.985654Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:35.964134Z","title":"Performance characterization of a dram-nvm hybrid memory architecture for hpc applications using intel optane dc persistent memory modules,","venue":null,"work_id":"b5ae56ff-0928-4671-9d37-5da98e054122","year":2019},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.828125Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:b1b2a473573328cdf48f205ec54322bf2f5b2df8d78dcd7e69de685903c7dded","observation_id":"2b732285-dafa-49e6-ba00-532ababae988","resolution":{"observed_at":"2026-08-16T04:37:35.969287Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:35.945091Z","title":"De- mystifying cxl memory with genuine cxl-ready systems and devices,","venue":null,"work_id":"d83930cc-ba3b-47a1-a2e0-5ffc91c8e9bb","year":2023},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.833458Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:45cc569de1b5608a67a8548d51dfd850c72367449b8e02aa78d9f99f0981580a","observation_id":"6b60442d-cf5a-4aca-980e-8617da514963","resolution":{"observed_at":"2026-08-16T04:37:35.952561Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:35.839453Z","title":"The new linux’perf’tools,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.839453Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:77c5fd6af75eb071eaa6fafeb821284f620376a752f8ecbe743e219fb40df436","observation_id":"3e564fc5-2c34-43a7-ae29-d0e021aab34d","resolution":{"observed_at":"2026-08-16T04:37:35.839453Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:37:35.915073Z","title":"Test programs for measuring clock cycles and performance monitoring,","venue":null,"work_id":"b7d252e7-f08d-4b67-af53-5562879293f7","year":2025},"citing_paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-16T04:37:35.845227Z"},"links":{"citing_paper":"/paper/2505.00901"},"observation_digest":"sha256:1130b298856fe42dc7026a25a55226fc3e2311597128e731c58d038066f9a6b6","observation_id":"f5ad0e0f-dc69-4825-955b-c919765333ab","resolution":{"observed_at":"2026-08-16T04:37:35.922029Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2505.00901","last_updated":"2025-07-05T13:37:48Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-21T02:23:58.784054Z","submitted_at":"2025-05-01T22:32:29Z","title":"Heterogeneous Memory Benchmarking Toolkit"},"reference_resolution":{"displayed":56,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":4,"verified_exact":0,"verified_fuzzy":52},"total_outbound_references":56},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 56 of 56 outbound references and 0 inbound Pith citation observations for arXiv:2505.00901."}