{"as_of":"2026-08-08T10:59:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:b4c60a39db51b0bb4ff7cf91fd302ada33a4d4545eb0fc2953b6dbf25986091b","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":3,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":3,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":3,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":3,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T18:54:05.579429Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-15T18:26:27.109049Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2505.06821","last_updated":"2025-05-11T03:10:39Z","snapshot_observed_at":"2026-08-07T15:48:09.657446Z","submitted_at":"2025-05-11T03:10:39Z","title":"ThreatLens: LLM-guided Threat Modeling and Test Plan Generation for Hardware Security Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.06821","snapshot_observed_at":"2026-08-06T18:54:05.579429Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.13369","last_updated":"2025-07-09T17:06:54Z","snapshot_observed_at":"2026-08-08T10:58:07.113782Z","submitted_at":"2025-07-09T17:06:54Z","title":"VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-06T18:54:05.579429Z"},"links":{"cited_paper":"/paper/2505.06821","citing_paper":"/paper/2507.13369"},"observation_digest":"sha256:16577c35d4e5a6c4a756c3f2a509fca583038bd4ec89c6f3ee70d67affc8347a","observation_id":"ae80009f-77bb-4a72-aac3-743dd156a81a","resolution":{"observed_at":"2026-08-06T18:54:05.579429Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.06821","last_updated":"2025-05-11T03:10:39Z","snapshot_observed_at":"2026-08-07T15:48:09.657446Z","submitted_at":"2025-05-11T03:10:39Z","title":"ThreatLens: LLM-guided Threat Modeling and Test Plan Generation for Hardware Security Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.06821","snapshot_observed_at":"2026-08-06T15:18:32.308082Z","title":"Threatlens: Llm- guided threat modeling and test plan generation for hardware security verification,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.16226","last_updated":"2025-07-22T04:41:27Z","snapshot_observed_at":"2026-08-07T19:51:37.685085Z","submitted_at":"2025-07-22T04:41:27Z","title":"Distilled Large Language Model in Confidential Computing Environment for System-on-Chip Design","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T15:18:32.308082Z"},"links":{"cited_paper":"/paper/2505.06821","citing_paper":"/paper/2507.16226"},"observation_digest":"sha256:f65807cc5d5cda9595c241cdab8aac8dc086f3f738589c20e86314cd1a4519d3","observation_id":"22748f23-c89c-4c16-93ae-7d383587576e","resolution":{"observed_at":"2026-08-06T15:18:32.308082Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.06821","last_updated":"2025-05-11T03:10:39Z","snapshot_observed_at":"2026-08-07T15:48:09.657446Z","submitted_at":"2025-05-11T03:10:39Z","title":"ThreatLens: LLM-guided Threat Modeling and Test Plan Generation for Hardware Security Verification","version":1},"cited_work":{"arxiv_id":"2505.06821","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.06821","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"4221677f-b7d0-4046-928f-bdbf78d52b67","year":2025},"citing_paper":{"arxiv_id":"2603.01170","last_updated":"2026-04-23T12:41:27Z","snapshot_observed_at":"2026-07-06T22:47:28.681790Z","submitted_at":"2026-03-01T16:20:47Z","title":"ATLAS: AI-Assisted Threat-to-Assertion Learning for System-on-Chip Security Verification","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-05-15T18:23:01.648809Z"},"links":{"cited_paper":"/paper/2505.06821","citing_paper":"/paper/2603.01170"},"observation_digest":"sha256:a35c5d5a3c232b1470b8df898c2eab7dd53ad3ba763ab74eee48178252deae08","observation_id":"cd912065-1e07-4cf3-8583-7714b46392c1","resolution":{"observed_at":"2026-05-15T18:26:27.112176Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2505.06821/citation-record","integrity":"/paper/2505.06821/integrity","json":"/paper/2505.06821/citation-record.json","paper":"/paper/2505.06821"},"outbound":[],"paper":{"arxiv_id":"2505.06821","last_updated":"2025-05-11T03:10:39Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-07T15:48:09.657446Z","submitted_at":"2025-05-11T03:10:39Z","title":"ThreatLens: LLM-guided Threat Modeling and Test Plan Generation for Hardware Security Verification"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 3 inbound Pith citation observations for arXiv:2505.06821."}