{"as_of":"2026-08-18T09:44:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:24f023b0415ccaaa5569ccd016cdef44c41910391f67bb8f1d88e1f6abeb5b5f","coverage":[{"denominator":27,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":27,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T22:29:22.987537Z","state":"measured"},{"denominator":27,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":27,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2505.07112/citation-record","integrity":"/paper/2505.07112/integrity","json":"/paper/2505.07112/citation-record.json","paper":"/paper/2505.07112"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.509031Z","title":"Vector- processing for mobile devices: Benchmark and analysis,","venue":null,"work_id":"8611b53b-2575-4d1c-ae40-51e6b99bdf1b","year":2023},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.833399Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:49adeaf7c397f7e74ffab3ac13f9713b4db4d487657e99c158ca1c16499ba236","observation_id":"74ba34d2-c1a7-41ed-9114-1fffb9e1ae51","resolution":{"observed_at":"2026-08-15T22:29:23.514955Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.490288Z","title":"RISC-V vector extension (Version 1.0),","venue":null,"work_id":"94350c06-4dbb-4a76-9eb2-78f2778dfdfa","year":null},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.839604Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:bd5e5a6631b197baec0d60d558eafc0c23ff134e16a277767b04ee2eab19a0be","observation_id":"6b30a143-da4c-41ac-b64b-700575b14aa9","resolution":{"observed_at":"2026-08-15T22:29:23.495949Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.470884Z","title":"A framework for the automatic vectorization of parallel sort on x86-based processors,","venue":null,"work_id":"74bbd342-b8cd-4014-b9b0-5b97b161774a","year":2018},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.845182Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:64386401dbd2df9944f6db9afc85114f6dce6e86cd17d38e816318993c1aba53","observation_id":"ae044c4c-6046-4f0c-a3c7-42afd1d9d8d9","resolution":{"observed_at":"2026-08-15T22:29:23.476781Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.451205Z","title":"Intel A VX-512 - permuting data within and between A VX registers,","venue":null,"work_id":"1fd1cde4-0b1e-4450-828c-eac311e7af31","year":2022},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.851666Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:70315551e94880c8ed04f5a55ed86b627d30492c66e0b88367a4d5af436d509b","observation_id":"da005fdf-8d78-4110-bc22-a56532d3612f","resolution":{"observed_at":"2026-08-15T22:29:23.458199Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.434129Z","title":"Maximizing the potential of custom RISC-V vector extensions for speeding up SHA-3 hash functions,","venue":null,"work_id":"848ea6d9-7f80-45cd-8822-c2563c880cbf","year":null},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.857579Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:ca854b3512daead57bcce6be6b32228c1d8425e167c8388dadc84f33e824d015","observation_id":"75cfd1db-76a6-4381-ac0c-3e2f630e9cd2","resolution":{"observed_at":"2026-08-15T22:29:23.439762Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.415915Z","title":"Optimizing data permutations for simd devices,","venue":null,"work_id":"93599cb8-5f0b-4221-862a-0e263029b82e","year":2006},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.863415Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:f2776068c1979590401854ba306af2953a9287238a528b78f3193738b58fa260","observation_id":"62b49ce7-3ec8-4759-9b2c-d79086cabbec","resolution":{"observed_at":"2026-08-15T22:29:23.421684Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.396050Z","title":"Ara: A 1-GHz+ scalable and energy-efficient RISC-V vector processor with multiprecision floating-point support in 22-nm fd-soi,","venue":null,"work_id":"0e56cb6f-eed5-4a53-aa70-c9f71293f8b1","year":2019},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.869821Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:575539fc2726fbd8bf648956f41515deefc8ccec4da178c027ec6b1d0097f9b5","observation_id":"20cda272-f5f8-4234-8f62-2c076075f034","resolution":{"observed_at":"2026-08-15T22:29:23.402731Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.377633Z","title":"ZeroVex: A scalable and high-performance RISC- V vector processor core for embedded systems,","venue":null,"work_id":"2120a1f9-3735-4a60-b4df-485b6de8b7fc","year":2024},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.876090Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:8fb2ae05b063dd6fb0d8332749e40bd8b9a06f090e5ea429ebd5f044d6f76735","observation_id":"7b8de4a6-9560-4a30-9149-152bd92d222f","resolution":{"observed_at":"2026-08-15T22:29:23.383044Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.359271Z","title":"Vecim: A 289.13 GOPS/W RISC-V vector co-processor with compute-in-memory vector register file for efficient high-performance computing,","venue":null,"work_id":"4297a51d-3031-4723-9e2e-edf8cec23ea5","year":2024},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.883165Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:bbd0242cbf9cf5c7749e1f2807b6c44b95175e5b64ea7e796ce1ba2ab513432b","observation_id":"d8b4bd5b-96f5-41dc-91aa-e8fde4654f4c","resolution":{"observed_at":"2026-08-15T22:29:23.364828Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.340124Z","title":"Lem: A configurable RISC-V vector unit based on parame- terized microcode expander,","venue":null,"work_id":"4161f7e8-64d5-4547-8640-7c6e67b92b42","year":2022},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.889124Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:9e93e094e9251fb213af6a32c7881bf9392adb0c08a78f60809d8cfc351c2d9b","observation_id":"865e7594-24dc-4e7b-b1f0-131fb7050e54","resolution":{"observed_at":"2026-08-15T22:29:23.345926Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.321504Z","title":"A “new ara","venue":null,"work_id":"dc52c82a-b83d-42b9-915b-3fe653867a3c","year":2022},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.894264Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:5d3684ad95cb03c520de9c5e58498b27005ca80703892e6c2c888f4c47e849ba","observation_id":"79584d68-450b-465f-84f8-84dc2fdf02cb","resolution":{"observed_at":"2026-08-15T22:29:23.327746Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.300888Z","title":"Ara2: Exploring single-and multi-core vector processing with an efficient rvv 1.0 compliant open-source processor,","venue":null,"work_id":"b7cfbb0d-f2da-4088-b54f-fb0a30ebc56c","year":2024},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.900119Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:e63d76375156e011cfd28adb598cb9b16817e73b4a39ca892c8f31f7eebbb99b","observation_id":"3a9ccf87-2a90-4b90-b150-4181bc90869d","resolution":{"observed_at":"2026-08-15T22:29:23.307902Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.281997Z","title":"Vitruvius+: an area- efficient RISC-V decoupled vector coprocessor for high performance computing applications,","venue":null,"work_id":"064b8fe6-00ca-4692-834d-9ba79ef5b869","year":2023},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.905515Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:b27cd0d08bc865dddd3505dea09fcdbd5d82f28ff696a222ada5b35cf06ca8e8","observation_id":"f525db20-1be3-4d1f-8552-c0bc1340a0a3","resolution":{"observed_at":"2026-08-15T22:29:23.288369Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.264169Z","title":"Big.VLITTLE: On-demand data-parallel acceleration for mobile systems on chip,","venue":null,"work_id":"25152dad-2997-4c59-b737-39f294915c19","year":2022},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.910761Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:d626cbe528689272300fc273b98f9bd0e65c268023a111b40fa86e52e6d1408e","observation_id":"f1894a8a-8c79-4b93-afb3-c286388657e7","resolution":{"observed_at":"2026-08-15T22:29:23.269537Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2309.10137","last_updated":"2025-01-09T11:27:29Z","snapshot_observed_at":"2026-08-18T02:28:09.079494Z","submitted_at":"2023-09-18T20:26:25Z","title":"Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency","version":2},"cited_work":{"arxiv_id":"2309.10137","doi":null,"metadata_source":"pith","pith_arxiv_id":"2309.10137","snapshot_observed_at":"2026-08-15T22:29:23.083863Z","title":"Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency","venue":"cs.AR","work_id":"82751bd9-8bd6-4977-af81-2f00caf2851b","year":2023},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.916178Z"},"links":{"cited_paper":"/paper/2309.10137","citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:78be6e6de2e2a0585e4570ecc4edc69a29150a63474e3bcdbae46d47e94a1e8b","observation_id":"153200b6-dcfd-4fce-9e80-8aefb889e125","resolution":{"observed_at":"2026-08-15T22:29:23.092234Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.10301","last_updated":"2025-01-17T16:56:00Z","snapshot_observed_at":"2026-08-10T19:12:30.838529Z","submitted_at":"2025-01-17T16:56:00Z","title":"AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.10301","snapshot_observed_at":"2026-08-15T22:29:22.922361Z","title":"AraXL: A physically scalable, ultra-wide RISC-V vector processor design for fast and efficient computation on long vectors,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.922361Z"},"links":{"cited_paper":"/paper/2501.10301","citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:c6adc429a80e68c04bd60dbf7730594b0a01cd8da9036c4f32c8442e1b51318e","observation_id":"ba6a679b-efd9-4f70-83ea-c62e3053887f","resolution":{"observed_at":"2026-08-15T22:29:22.922361Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.246131Z","title":"A vector processing unit implementation for RISC-V vector extension: Functional verification and assertions on submodules","venue":null,"work_id":"6b1452a7-35e3-417c-bfc8-60c6f0e5068c","year":2020},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.928104Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:7a6679f3b8ed58451f184fe9943c7f4da21a6d8510ebf9c54c07929eb7005002","observation_id":"5f10f8f0-ac6b-4f98-bddd-15a5fc6aed3e","resolution":{"observed_at":"2026-08-15T22:29:23.251754Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.227802Z","title":"Vicuna: A timing-predictable RISC-V vector coprocessor for scalable parallel computation,","venue":null,"work_id":"3633bdc0-6aee-4c7c-a268-fbf03da02a6f","year":2021},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.933813Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:eec9b697bb7f7942c4668f4507137252cffdd407b97b992cf3cc8ecc23a897b5","observation_id":"98837338-4e80-4f4c-95ab-63bf54c9a01b","resolution":{"observed_at":"2026-08-15T22:29:23.233524Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2412.00997","last_updated":"2024-12-01T23:11:57Z","snapshot_observed_at":"2026-08-14T02:28:46.446629Z","submitted_at":"2024-12-01T23:11:57Z","title":"Instruction Scheduling in the Saturn Vector Unit","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.00997","snapshot_observed_at":"2026-08-15T22:29:22.939489Z","title":"Instruction scheduling in the saturn vector unit,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.939489Z"},"links":{"cited_paper":"/paper/2412.00997","citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:384590d35b75e54d5ca237bc2a5566d56ab4f8124c2392bf3dda51480bea09f4","observation_id":"85ad2eb6-f98f-4481-a1ed-41aeb1362659","resolution":{"observed_at":"2026-08-15T22:29:22.939489Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:22.946540Z","title":"Sonicboom: The 3rd generation berkeley out-of-order machine,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.946540Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:4a3170d15fcc9f3617731dd1039b67abaa9558c77fd7cba1bd0ff726f22c7133","observation_id":"d7703c68-0819-469d-8e08-dd20d5d33816","resolution":{"observed_at":"2026-08-15T22:29:22.946540Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.197158Z","title":"Parallel counter implemen- tation,","venue":null,"work_id":"66ccfaa3-0eb3-44b7-92b0-06ba64b9f775","year":1994},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.952416Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:3ddd2f62fc9b9970b245236791437af8f3004463f4e130d93ccef014f3c9571f","observation_id":"9be8bb2c-7b90-433f-957d-71967ce2647a","resolution":{"observed_at":"2026-08-15T22:29:23.202916Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.178641Z","title":"Low load latency through sum-addressed memory (sam),","venue":null,"work_id":"ba7d6edd-3b7d-49a6-aa59-ee0c7f6610cb","year":1998},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.958371Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:f452d03dfbd3546c203720c6de9e3e505ca4f5b2080c4ad3c39249f6fdf9bb4c","observation_id":"69755369-6994-4d97-840c-3763c92f5654","resolution":{"observed_at":"2026-08-15T22:29:23.183983Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.160916Z","title":"64-kbyte sum-addressed-memory cache with 1.6-ns cycle and 2.6-ns latency,","venue":null,"work_id":"7df8efd7-50ea-4fc7-b149-a88758a6a662","year":1998},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.964088Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:49327f8f74dcde208892b55e7a457661845bacc0a14c19c317216cff6d20ffee","observation_id":"fb763a31-95bb-4a85-b4c2-550613045c38","resolution":{"observed_at":"2026-08-15T22:29:23.166736Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.142287Z","title":"A study of BFLOAT16 for deep learning training,","venue":null,"work_id":"efe61dbe-eae8-4e05-8e70-0d3af799ed09","year":null},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.969847Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:5e13233e9d2df420210e3d59a248c428b745ef2282a3a5ecdae0500cc5212a80","observation_id":"8fa4be29-4ed7-4c2f-b97b-68ae15420f25","resolution":{"observed_at":"2026-08-15T22:29:23.147997Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.123869Z","title":"Toward an open-source digital flow: First learnings from the openroad project,","venue":null,"work_id":"172d2265-cb71-4c81-b127-31143465d817","year":2019},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.981368Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:e581407147b243f194d8b7ec2982403763d18c6b92ca81157e1aafb2951e6d26","observation_id":"8f9130c7-1e9e-4452-b661-1102cccb6da2","resolution":{"observed_at":"2026-08-15T22:29:23.129688Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T22:29:23.105722Z","title":"RVV benchmark suite","venue":null,"work_id":"f3c7cfd6-635e-4c62-8377-3d6324778c10","year":null},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.987537Z"},"links":{"citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:b9044d38d7959c3ac1cc832fad19bbffb4f2d18e572b0e72295f0295a1774064","observation_id":"3ed1178b-e5f3-4838-b398-be9aa60f31dc","resolution":{"observed_at":"2026-08-15T22:29:23.111557Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1905.12322","last_updated":"2019-06-13T17:55:30Z","snapshot_observed_at":"2026-08-14T16:24:35.878503Z","submitted_at":"2019-05-29T10:50:32Z","title":"A Study of BFLOAT16 for Deep Learning Training","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1905.12322","snapshot_observed_at":"2026-08-15T22:29:22.975540Z","title":"Available: https://arxiv.org/abs/1905.12322","venue":null,"work_id":null,"year":1905},"citing_paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","version":2},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-15T22:29:22.975540Z"},"links":{"cited_paper":"/paper/1905.12322","citing_paper":"/paper/2505.07112"},"observation_digest":"sha256:ad274afb8f9932469c83a7893c88167aeac405fd6bde11f9a81f399c1f2bd670","observation_id":"872da713-10f8-4c69-84ab-9afa7356885e","resolution":{"observed_at":"2026-08-15T22:29:22.975540Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2505.07112","last_updated":"2025-05-30T10:34:35Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-15T22:22:23.969173Z","submitted_at":"2025-05-11T20:45:03Z","title":"Efficient Implementation of RISC-V Vector Permutation Instructions"},"reference_resolution":{"displayed":27,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":4,"verified_exact":1,"verified_fuzzy":22},"total_outbound_references":27},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 18 August 2026, this Paper Citation Record lists 27 of 27 outbound references and 0 inbound Pith citation observations for arXiv:2505.07112."}