{"as_of":"2026-08-09T23:52:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:acf7fec9a6cadba70c624e4d766125d19ef9fe5ae110601ad80bbf7b18e66967","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T05:50:29.915922Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-05T05:50:30.008585Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2505.09610","last_updated":"2025-05-14T17:58:40Z","snapshot_observed_at":"2026-08-07T21:51:21.251888Z","submitted_at":"2025-05-14T17:58:40Z","title":"Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors","version":1},"cited_work":{"arxiv_id":"2505.09610","doi":null,"metadata_source":"pith","pith_arxiv_id":"2505.09610","snapshot_observed_at":"2026-08-05T05:50:30.008585Z","title":"Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors","venue":"cs.AR","work_id":"335ccee2-617d-4a40-8d44-aad23de1f332","year":2025},"citing_paper":{"arxiv_id":"2509.04905","last_updated":"2025-09-05T08:23:16Z","snapshot_observed_at":"2026-08-08T03:57:59.906698Z","submitted_at":"2025-09-05T08:23:16Z","title":"Revolution or Hype? Seeking the Limits of Large Models in Hardware Design","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-05T05:50:29.915922Z"},"links":{"cited_paper":"/paper/2505.09610","citing_paper":"/paper/2509.04905"},"observation_digest":"sha256:4b1cd0022574636a5b9920ca33bb3f604018eec1b43e24cc4bfaaf8ff42e6d92","observation_id":"df1baf80-5600-41ea-871f-9338f38236e2","resolution":{"observed_at":"2026-08-05T05:50:30.015038Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.09610","last_updated":"2025-05-14T17:58:40Z","snapshot_observed_at":"2026-08-07T21:51:21.251888Z","submitted_at":"2025-05-14T17:58:40Z","title":"Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.09610","snapshot_observed_at":"2026-08-04T16:31:32.395183Z","title":"Customizing a large language model for vhdl design of high-performance microprocessors.arXiv preprint arXiv:2505.09610, 2025","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.13557","last_updated":"2026-05-30T18:21:39Z","snapshot_observed_at":"2026-08-07T21:51:44.373642Z","submitted_at":"2025-09-16T21:52:04Z","title":"MACO: A Multi-Agent LLM Framework for Automated CGRA Hardware/Software Co-Design","version":7},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-04T16:31:32.395183Z"},"links":{"cited_paper":"/paper/2505.09610","citing_paper":"/paper/2509.13557"},"observation_digest":"sha256:2f62d50292f42c7ba31884fb4a372ee8e56769c809fa8869b3ce42b91eae2762","observation_id":"730f1e3d-2717-4b0f-acd8-4ad95ce2e7df","resolution":{"observed_at":"2026-08-04T16:31:32.395183Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2505.09610/citation-record","integrity":"/paper/2505.09610/integrity","json":"/paper/2505.09610/citation-record.json","paper":"/paper/2505.09610"},"outbound":[],"paper":{"arxiv_id":"2505.09610","last_updated":"2025-05-14T17:58:40Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T21:51:21.251888Z","submitted_at":"2025-05-14T17:58:40Z","title":"Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2505.09610."}