{"as_of":"2026-08-08T10:11:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:b4a4ec2291661aad7a96c466c002a5e2a880b240e2867432863817e65d2d6fe8","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":9,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":9,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":9,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":9,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T14:21:43.837734Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T21:28:59.386612Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.11849","snapshot_observed_at":"2026-08-06T14:21:43.837734Z","title":"Verireason: Reinforcement learning with testbench feedback for reasoning-enhanced verilog generation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.19570","last_updated":"2025-07-25T17:16:26Z","snapshot_observed_at":"2026-08-06T14:21:43.383804Z","submitted_at":"2025-07-25T17:16:26Z","title":"MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T14:21:43.837734Z"},"links":{"cited_paper":"/paper/2505.11849","citing_paper":"/paper/2507.19570"},"observation_digest":"sha256:e9256865eab71f2c6a826510e07d9ef7a7d1fe6788e5ab84e098d46d68ef96ea","observation_id":"4acb3727-4321-4a14-9ca3-ee836cc68ea5","resolution":{"observed_at":"2026-08-06T14:21:43.837734Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","version":1},"cited_work":{"arxiv_id":"2505.11849","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.11849","snapshot_observed_at":"2026-07-03T21:28:59.386612Z","title":"Verireason: Reinforcement learning with testbench feedback for reasoning-enhanced verilog generation","venue":null,"work_id":"8f452052-6de3-4c2c-8d4f-fc0af9e5cc6c","year":2025},"citing_paper":{"arxiv_id":"2603.08715","last_updated":"2026-04-11T19:48:04Z","snapshot_observed_at":"2026-07-06T22:48:26.306802Z","submitted_at":"2026-02-04T01:52:30Z","title":"VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-05-16T07:44:40.750566Z"},"links":{"cited_paper":"/paper/2505.11849","citing_paper":"/paper/2603.08715"},"observation_digest":"sha256:453585d2c00aa6c7b356049bc52d2e095024eaf94853d484b273126c73622ab2","observation_id":"d22ec9a5-ac7c-4ddc-ab7f-d7d6c25c6458","resolution":{"observed_at":"2026-05-16T07:47:32.933232Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","version":1},"cited_work":{"arxiv_id":"2505.11849","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.11849","snapshot_observed_at":"2026-07-03T21:28:59.386612Z","title":"Verireason: Reinforcement learning with testbench feedback for reasoning-enhanced verilog generation","venue":null,"work_id":"8f452052-6de3-4c2c-8d4f-fc0af9e5cc6c","year":2025},"citing_paper":{"arxiv_id":"2604.03144","last_updated":"2026-04-03T16:06:25Z","snapshot_observed_at":"2026-07-06T22:52:25.307426Z","submitted_at":"2026-04-03T16:06:25Z","title":"InCoder-32B-Thinking: Industrial Code World Model for Thinking","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-05-13T18:56:31.975626Z"},"links":{"cited_paper":"/paper/2505.11849","citing_paper":"/paper/2604.03144"},"observation_digest":"sha256:6904d2ea102ff7de7a8c28b77acf5a13c0f4e81788c952c0a1196f236d97d960","observation_id":"b9ab9fe6-ff8c-4d6e-91a0-7212e979b784","resolution":{"observed_at":"2026-05-13T18:58:08.673518Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","version":1},"cited_work":{"arxiv_id":"2505.11849","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.11849","snapshot_observed_at":"2026-07-03T21:28:59.386612Z","title":"Verireason: Reinforcement learning with testbench feedback for reasoning-enhanced verilog generation","venue":null,"work_id":"8f452052-6de3-4c2c-8d4f-fc0af9e5cc6c","year":2025},"citing_paper":{"arxiv_id":"2604.14237","last_updated":"2026-04-15T00:19:07Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2026-04-15T00:19:07Z","title":"TOPCELL: Topology Optimization of Standard Cell via LLMs","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-05-10T14:13:21.481045Z"},"links":{"cited_paper":"/paper/2505.11849","citing_paper":"/paper/2604.14237"},"observation_digest":"sha256:937b53362f10105d151d394237d07d8f5b8533df77e12a6a847f2d9b9a6e6808","observation_id":"e4db035d-c5d8-4156-a81b-7c84c5bfe948","resolution":{"observed_at":"2026-05-10T14:15:29.339619Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","version":1},"cited_work":{"arxiv_id":"2505.11849","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.11849","snapshot_observed_at":"2026-07-03T21:28:59.386612Z","title":"Verireason: Reinforcement learning with testbench feedback for reasoning-enhanced verilog generation","venue":null,"work_id":"8f452052-6de3-4c2c-8d4f-fc0af9e5cc6c","year":2025},"citing_paper":{"arxiv_id":"2604.15001","last_updated":"2026-04-17T09:58:55Z","snapshot_observed_at":"2026-07-06T23:02:40.364114Z","submitted_at":"2026-04-16T13:26:52Z","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-05-10T10:34:03.353104Z"},"links":{"cited_paper":"/paper/2505.11849","citing_paper":"/paper/2604.15001"},"observation_digest":"sha256:808d2e0a6c8a8c7d7b29d49558ae549a416bbcad940e493d5a692ee07fecd664","observation_id":"34f152cd-939d-4eed-b4b0-59256def6751","resolution":{"observed_at":"2026-05-10T10:34:28.916213Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","version":1},"cited_work":{"arxiv_id":"2505.11849","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.11849","snapshot_observed_at":"2026-07-03T21:28:59.386612Z","title":"Verireason: Reinforcement learning with testbench feedback for reasoning-enhanced verilog generation","venue":null,"work_id":"8f452052-6de3-4c2c-8d4f-fc0af9e5cc6c","year":2025},"citing_paper":{"arxiv_id":"2606.19387","last_updated":"2026-07-13T22:54:14Z","snapshot_observed_at":"2026-08-01T07:45:29.111140Z","submitted_at":"2026-06-16T01:28:22Z","title":"Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-06-27T00:26:54.438203Z"},"links":{"cited_paper":"/paper/2505.11849","citing_paper":"/paper/2606.19387"},"observation_digest":"sha256:ae75f8cfa21056e7dfbfa88cfc1d40de4daa98aa15385d96005fd17af9857bfc","observation_id":"0089bb35-1293-4792-8a69-e42e58acb428","resolution":{"observed_at":"2026-07-03T21:28:59.388119Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.11849","snapshot_observed_at":"2026-07-15T10:45:43.149976Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.19387","last_updated":"2026-07-13T22:54:14Z","snapshot_observed_at":"2026-08-01T07:45:29.111140Z","submitted_at":"2026-06-16T01:28:22Z","title":"Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-07-15T10:45:43.149976Z"},"links":{"cited_paper":"/paper/2505.11849","citing_paper":"/paper/2606.19387"},"observation_digest":"sha256:73497fa652ba15ec0ab5dfbfce40e37b27188a356971d648578f647b39086ec9","observation_id":"9a616aba-dc5f-4eb0-9a63-aea34be02a94","resolution":{"observed_at":"2026-07-15T10:45:43.149976Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.11849","snapshot_observed_at":"2026-08-01T15:14:11.677747Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-06T17:17:17.451971Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:11.677747Z"},"links":{"cited_paper":"/paper/2505.11849","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:ecf6205ac2b715690a8e9b57ef1e56e238219bb90c3cf331caf4f98616c1bef7","observation_id":"f619fb03-c0d3-4384-a6ff-b73966b20a55","resolution":{"observed_at":"2026-08-01T15:14:11.677747Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.11849","snapshot_observed_at":"2026-07-30T20:17:57.553426Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.23523","last_updated":"2026-07-26T07:43:52Z","snapshot_observed_at":"2026-08-05T20:14:37.955670Z","submitted_at":"2026-07-26T07:43:52Z","title":"CircuitWeave: Topology-Behavior Alignment for Executable Multimodal RTL Generation","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-07-30T20:17:57.553426Z"},"links":{"cited_paper":"/paper/2505.11849","citing_paper":"/paper/2607.23523"},"observation_digest":"sha256:226b51b80350086328985306c9e2223051f84868a97d37915ff05c8cd48e38f0","observation_id":"f35c7068-2d8f-4c39-8aeb-4495c290f31a","resolution":{"observed_at":"2026-07-30T20:17:57.553426Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2505.11849/citation-record","integrity":"/paper/2505.11849/integrity","json":"/paper/2505.11849/citation-record.json","paper":"/paper/2505.11849"},"outbound":[],"paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","latest_version":1,"primary_category":"cs.AI","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 9 inbound Pith citation observations for arXiv:2505.11849."}