{"as_of":"2026-08-24T01:09:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:039db4fd10aca8ee7a4db2295871d77d972f98c2fd957363f491556542960bef","coverage":[{"denominator":35,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":35,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T20:28:01.900544Z","state":"measured"},{"denominator":35,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":35,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-23T06:30:58.430688+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2505.12960/citation-record","integrity":"/paper/2505.12960/integrity","json":"/paper/2505.12960/citation-record.json","paper":"/paper/2505.12960"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.842983Z","title":"& Sun, J","venue":null,"work_id":"d7da3124-2625-4ed8-af2c-ea765b2ad7a2","year":2016},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.606080Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:1c7f1f04087391e2cd10b4d4cee5a269bbd2d4c12dad4d349e1c5bd6caeb4316","observation_id":"c45d49c7-4970-4c45-9d00-6a025e4321d3","resolution":{"observed_at":"2026-08-15T20:28:02.849282Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.825392Z","title":null,"venue":null,"work_id":"524ac296-cbfe-451a-98c1-e3a1f0567e1b","year":2010},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.614752Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:55021268db9512d4ea2a40870fc3ee391bd79ab0ad26b989477a67e0dd16ea81","observation_id":"b89925fc-71fe-4978-b043-61af548fc7c8","resolution":{"observed_at":"2026-08-15T20:28:02.830703Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.803601Z","title":null,"venue":null,"work_id":"6ccc689b-3e7a-433f-863a-925a5e4016ef","year":1982},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.624091Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:5bac15993a3a4bffb61cc301a91073d5e6e0bffbd844e0dd25a0f0585672d1a1","observation_id":"2ea6950a-a8eb-48d1-b6f8-cb411e45816b","resolution":{"observed_at":"2026-08-15T20:28:02.809055Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.783747Z","title":null,"venue":null,"work_id":"683a9952-7758-4700-b155-c21afad1c83d","year":1984},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.631675Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:b9f6327fbafadb1ea8261552c681baea0e06f24281c067e03ea47bb372d3850b","observation_id":"329b630c-6cf2-4de8-b999-2c28d80d5bbf","resolution":{"observed_at":"2026-08-15T20:28:02.789767Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.762377Z","title":null,"venue":null,"work_id":"7b64d0cf-1601-4f73-baf4-4f6992b8a234","year":1985},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.639178Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:0f24359be7c73b8e56e765e7f46df05cb473909a1ab90bf542e8337edc3bae6e","observation_id":"62f2e845-5b71-4b4a-b1f2-1010a75e902d","resolution":{"observed_at":"2026-08-15T20:28:02.771925Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.736389Z","title":"& Hopfield, J","venue":null,"work_id":"7f6f2cef-2ce9-45ef-96a5-a626f23fc26f","year":2016},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.646566Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:139fa57fb784c96e60e8525c9dbad4399e416efb8e7f2f14c49816634c5aa5d5","observation_id":"7f4732c2-e6dd-478f-8a08-1c56fda5d561","resolution":{"observed_at":"2026-08-15T20:28:02.742232Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.720393Z","title":"& Vermet, F","venue":null,"work_id":"dfc75809-1916-4dd3-a678-fd349e490976","year":2017},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.654522Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:17d851afa06e672b1e4b53ea2de5364d41b94501cdce8795b86415a45112c245","observation_id":"2d6258d0-af57-43a6-8c43-fd2528d15942","resolution":{"observed_at":"2026-08-15T20:28:02.724830Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.705236Z","title":"& Dixon, A","venue":null,"work_id":"85f06f0a-8ef8-4391-b65e-b27b508bd842","year":2019},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.664819Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:44a1bcab610ab9cbea791b8871e0608c615d9a39566bee6355a1127d7c4aac31","observation_id":"0b747f9f-523a-4c0a-9a39-3b91ea85c969","resolution":{"observed_at":"2026-08-15T20:28:02.710379Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.688469Z","title":null,"venue":null,"work_id":"f254705c-fcc2-4992-93e4-dc1da80fbe79","year":2019},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.670765Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:fa3aa6612d62f728c03d94dadf6f41ba8f8a66d7324edde30b23bb26e263450f","observation_id":"2a31f269-f8a8-4480-9635-a05175b910f6","resolution":{"observed_at":"2026-08-15T20:28:02.693972Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.503147Z","title":null,"venue":null,"work_id":"c3c9f7dc-3f51-4844-be80-fcac813d15b0","year":2018},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.677708Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:116b0db0995af1c2feb69736731ca55e1173ae99c67a43b09f927f6507c976d5","observation_id":"9985d838-4638-40b8-95d1-d084be3938c0","resolution":{"observed_at":"2026-08-15T20:28:02.508985Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.485002Z","title":"23.Wan, W.et al.A compute-in-memory chip based on resistive random-access memory.Nature608, 504–512 (2022)","venue":null,"work_id":"31011bb8-d659-43ca-9fac-10488ba9bba2","year":2023},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.687977Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:e04fc84f481d6db1e20d79f8507fae0c9d6fe77ff9d749e482e8b72e247665b6","observation_id":"f11f1154-ee20-42bc-993d-007b7b1fb23a","resolution":{"observed_at":"2026-08-15T20:28:02.492173Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.445608Z","title":"A., Strachan, J","venue":null,"work_id":"b26fc343-225e-4433-ad88-a384cead7597","year":2018},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.695671Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:3a4c2177caae6cacda1d2032042e6fe017a286862d24fb296563cffd31e2f149","observation_id":"eb8e16b6-8bb1-40f2-81c4-593d5d477029","resolution":{"observed_at":"2026-08-15T20:28:02.452769Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.428268Z","title":"Commun.15, 1132 (2024)","venue":null,"work_id":"3fa66810-0885-422c-b836-b9f07ec805b6","year":2024},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.702470Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:538ed934825fb01b602a705b9063e6da57071f21a915bcf6b108b880c0fab3c7","observation_id":"7d8587c1-f7f2-470b-bad4-a3b9e316d8f6","resolution":{"observed_at":"2026-08-15T20:28:02.433955Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.405562Z","title":null,"venue":null,"work_id":"179bfcb5-3586-405d-8172-4cd4b368e6ea","year":2023},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.708277Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:deb16c9b8522b7ccdbe5c23de5371ddb63299943598860e44d6b7e5518e5a5e6","observation_id":"abdcdc9f-d496-4617-9eb8-5e7eed864344","resolution":{"observed_at":"2026-08-15T20:28:02.411582Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.380463Z","title":"Electron.3, 409–418 (2020)","venue":null,"work_id":"88478ef3-4d67-4590-bbdc-c5bde7082620","year":2020},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.714888Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:fe5c95dbfc93f8b86b2d2aa8e2d54b723caa0d534b578a50d630b9522935f4c6","observation_id":"0ba255e6-a43c-4bf6-9a80-f095a6bd618b","resolution":{"observed_at":"2026-08-15T20:28:02.388420Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.362490Z","title":"advances6, eaba9901 (2020)","venue":null,"work_id":"d07c33c3-05f4-4ff1-b2ee-fd82ed1cba51","year":2020},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.721619Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:60e17080847af77bd18b102b80256c25f1a0f67c698520c636dd5f7b97f4f771","observation_id":"2e889c82-a843-4321-8f39-1aaf497c994c","resolution":{"observed_at":"2026-08-15T20:28:02.368547Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.345996Z","title":"Electron.1, 548–554 (2018)","venue":null,"work_id":"3bf4506e-3ed2-431b-b28f-6c47fbd4fea0","year":2018},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.728029Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:09dad7b70540dedc49496e9f9b9e3a41e5cdacf0eccd33552a07fb2f64c4c469","observation_id":"759d99e1-6a75-4d1f-974f-3c9605a0d642","resolution":{"observed_at":"2026-08-15T20:28:02.351022Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.330084Z","title":null,"venue":null,"work_id":"8b8230ff-63df-4633-81b4-41f1b2a68f5a","year":2024},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.735980Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:b078bab1dde32f1bdb79a82d38613d5457fb27693743127e02448f880ae12efa","observation_id":"6891db32-b6db-4745-8667-6c9b11a802e1","resolution":{"observed_at":"2026-08-15T20:28:02.334986Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.311688Z","title":"B.et al.Brain-like associative learning using a nanoscale non-volatile phase change synaptic device array","venue":null,"work_id":"ff22ae64-e566-4449-ac81-5d4ad9deb81f","year":2014},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.744365Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:d3ed407e4938d1ba52dbea9252c83218eaa1e72347e64ae2d547ea0a10479a92","observation_id":"6cff6e0b-dcd0-4852-8320-70f1b00ab9f7","resolution":{"observed_at":"2026-08-15T20:28:02.318076Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.292775Z","title":"& Sun, Z","venue":null,"work_id":"fcdad574-5c91-4531-be8e-28ff5befaa45","year":2024},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.752743Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:0ee828eb3e721b818b7f4243176c624eac2ede1707fece4257426fcfb523d662","observation_id":"7279ef0f-61b5-48c2-9c4d-3c8e7e74c8eb","resolution":{"observed_at":"2026-08-15T20:28:02.298902Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.271484Z","title":"& Yang, Y","venue":null,"work_id":"54124907-5912-4dd7-a197-863ee90d6eb4","year":2020},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.759087Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:2867779476fa85d3ddedf3db9303e9bca38264e3f09a6919cf11ad642f0e9b54","observation_id":"e7dc689f-52dd-4a58-b50a-dc3a3924fcf2","resolution":{"observed_at":"2026-08-15T20:28:02.278693Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.248805Z","title":"Electron","venue":null,"work_id":"6cbf4d7a-5d13-4231-bf55-9a2d4d8ce79e","year":2021},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.765757Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:d14b9e21b92557cb9c9cdccf715f47ae753f19881ae54d24dbce3b718dbe5efc","observation_id":"39277110-3f32-4d07-8f45-49ead4a3cbaf","resolution":{"observed_at":"2026-08-15T20:28:02.254556Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.229807Z","title":"communications6, 7522 (2015)","venue":null,"work_id":"934892ef-6cd9-4edc-8721-727a23932a7b","year":2015},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.773849Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:c2ff5b612a9974844baef2170a7ac959fdb1de08687774bda0c1b45ad42d6d2b","observation_id":"944479c8-2382-427b-bc0e-1492c45e092b","resolution":{"observed_at":"2026-08-15T20:28:02.235601Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.209324Z","title":null,"venue":null,"work_id":"a0c5f221-efb2-4926-9802-86bf79c787c6","year":2019},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.781620Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:3d97750bb9ab2f388543152cbb648e14d5c880535f6d719c14c6b06f6d2d6d9b","observation_id":"3be75773-4a3f-44f8-aa8d-b2369c4cf88b","resolution":{"observed_at":"2026-08-15T20:28:02.215368Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.188137Z","title":"on Explor","venue":null,"work_id":"43efc189-8db9-4e1a-8dd5-d965b343f68f","year":2020},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.793796Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:c984ab7af50924fc3059c631ac8514331b2a82d646e620dae7eda0e4933c98cd","observation_id":"8980cf34-c630-4418-aeed-4150870ba4c9","resolution":{"observed_at":"2026-08-15T20:28:02.193865Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.167904Z","title":null,"venue":null,"work_id":"ae5290fe-f519-4dc4-a0f8-fb12b93538c7","year":1999},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.809531Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:d31021ed518450b75da475c79297405fbc138cc5d73a287d0712de9033ef23c1","observation_id":"2afc7f2c-adbf-402b-8620-0adb4e60cfe2","resolution":{"observed_at":"2026-08-15T20:28:02.174106Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.147267Z","title":"& Manton, J","venue":null,"work_id":"85121804-6f99-4985-9f9a-d0328052f7ea","year":2020},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.824760Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:8cce68ba60b2ca9beea21da1c40e086901937416207cd90ba60bf386d308123c","observation_id":"6ad05ec0-d608-4525-85c4-e9909f9b2580","resolution":{"observed_at":"2026-08-15T20:28:02.153373Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.127532Z","title":null,"venue":null,"work_id":"16f66f80-a49f-4ab7-b24c-c5accfa19452","year":2022},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.835308Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:f9e4acffcae8b8b83fc37afad75f1c3e205e344cf649b00253cba7bde1767822","observation_id":"39851c6c-dbfa-4b27-ad59-8cfad3388148","resolution":{"observed_at":"2026-08-15T20:28:02.133627Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.102379Z","title":"electronic materials5, 1800876 (2019)","venue":null,"work_id":"100a13fd-c06e-4415-ba4b-27d8aae0ff58","year":2019},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.851468Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:fe972d85faa3d9c75c87fe9384b5ef697cdf8b22238e3ec42801ebfacc3bb6c0","observation_id":"8a202f92-918e-4727-904d-08bf9026659a","resolution":{"observed_at":"2026-08-15T20:28:02.108853Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.082858Z","title":"& Corinto, F","venue":null,"work_id":"31f5ac9a-f1d3-4c43-ac74-995ad39648e0","year":2020},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.858684Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:a56d86860d43a08891911294c0762bb7b110999a0dc0c3daab3e8dd50c3461c0","observation_id":"7e98ed23-a1a2-4d5c-a6fd-1453dfa9b321","resolution":{"observed_at":"2026-08-15T20:28:02.088633Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.061558Z","title":"D., Williams, R","venue":null,"work_id":"d7effb91-1d6f-4a1a-81a1-b98159b88301","year":2023},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.864194Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:398baec216553513d8adbcebfc45db95cf0068c204f904398562907bae9f4367","observation_id":"64a2a490-7885-4b5b-bf20-884012c737c2","resolution":{"observed_at":"2026-08-15T20:28:02.066770Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:01.874571Z","title":"& Cohen, N","venue":null,"work_id":null,"year":1989},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.874571Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:875a381812129ab1458c75a89026dfd1637b6b3365620cca0fe6565e120be8a0","observation_id":"d1575239-b2a8-4501-bd15-62ec8dbf1995","resolution":{"observed_at":"2026-08-15T20:28:01.874571Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:02.018616Z","title":"& McCALLUM, S","venue":null,"work_id":"84ec1cb0-a1b4-4bcf-8a3f-3180e5850dc6","year":1998},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.883908Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:b3a3b3c5674dcbcadc40b0681e2d62385a800125b3fe59edda2bf4fd17db6163","observation_id":"4839e650-fd9a-486a-beb9-634a2290b030","resolution":{"observed_at":"2026-08-15T20:28:02.024846Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1902.04698","last_updated":"2020-01-09T04:31:25Z","snapshot_observed_at":"2026-08-21T14:00:19.836829Z","submitted_at":"2019-02-13T01:45:30Z","title":"Identity Crisis: Memorization and Generalization under Extreme Overparameterization","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1902.04698","snapshot_observed_at":"2026-08-15T20:28:01.893406Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.893406Z"},"links":{"cited_paper":"/paper/1902.04698","citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:88e4bf6c7b499759e46fd89007ea289d28639baf9a92daaa583d30395d1173a5","observation_id":"0bed987c-5a55-42fe-b9ac-fc19c488f3b2","resolution":{"observed_at":"2026-08-15T20:28:01.893406Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T20:28:01.990210Z","title":"& Uhler, C","venue":null,"work_id":"79f02100-b9d3-4528-a4a8-6101c9c939dd","year":2020},"citing_paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-15T20:28:01.900544Z"},"links":{"citing_paper":"/paper/2505.12960"},"observation_digest":"sha256:49dbc5b8d073dd755aa07b0851f6c122bf730fb0584671bef427bc91784bfd80","observation_id":"037d8f8a-822d-45fa-a884-fa52fb6b0a85","resolution":{"observed_at":"2026-08-15T20:28:01.997467Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2505.12960","last_updated":"2025-05-19T10:55:09Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-15T20:20:31.830161Z","submitted_at":"2025-05-19T10:55:09Z","title":"Hardware-Adaptive and Superlinear-Capacity Memristor-based Associative Memory"},"reference_resolution":{"displayed":35,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":13,"verified_exact":0,"verified_fuzzy":22},"total_outbound_references":35},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"thesis":"As of 24 August 2026, this Paper Citation Record lists 35 of 35 outbound references and 0 inbound Pith citation observations for arXiv:2505.12960."}