{"as_of":"2026-08-08T04:49:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:65056d244b98dccd2745c1341ed1af2a13c00862bd490ce4a8b04cacaa036acf","coverage":[{"denominator":61,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":61,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T12:55:34.420514Z","state":"measured"},{"denominator":61,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":61,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2505.23303/citation-record","integrity":"/paper/2505.23303/integrity","json":"/paper/2505.23303/citation-record.json","paper":"/paper/2505.23303"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:43.216217Z","title":"Prentice-Hall of India, India (2003)","venue":null,"work_id":"6a1b48f0-6ffa-4e4b-ae76-c996e8d9503b","year":2003},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:30.349160Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:133b7bf3e90a2044b40fb7d95c79774aa45da9ca2a3facb74119f2b0268c37b1","observation_id":"3b7af538-2d21-464b-9bfe-59ea3a2ad30b","resolution":{"observed_at":"2026-08-07T12:55:43.252266Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:43.081804Z","title":null,"venue":null,"work_id":"52b46ad4-9e2a-4720-92da-2997ca31a462","year":1982},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:30.390047Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:08aa9da08e8162c0a8644e1f8aaebc278c6cea43714a40bcf9a83a5f9208f474","observation_id":"8288adb1-c1d6-49f7-a1d8-5eeea9dcd63f","resolution":{"observed_at":"2026-08-07T12:55:43.139154Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:42.978115Z","title":null,"venue":null,"work_id":"752ae74c-c24e-4c41-8665-973da64ea097","year":1998},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:30.415359Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:ac337e29691df2c8a37787e8381d1d46b586adc69e32240edc8904e16bb97d39","observation_id":"a67e17b9-a706-4713-9bc1-fa49f229fecc","resolution":{"observed_at":"2026-08-07T12:55:43.033013Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:42.851657Z","title":null,"venue":null,"work_id":"5d477ce2-9373-4ddc-87c2-0089c7c2f4a3","year":1999},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:30.529110Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:03e6ab62f6a8714d465e3d16c69efefdbf39fa15b8cb64f43e6c7d0d25315272","observation_id":"c9ee089f-3c06-475e-aa71-0ac6c0bdf1bf","resolution":{"observed_at":"2026-08-07T12:55:42.903921Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:42.769507Z","title":null,"venue":null,"work_id":"77017027-d6b2-469b-93ef-67a022bbe38c","year":1999},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:30.643607Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:40e6b98f2b1fb3e3dc2aaf2686e4f2c3cb333d93ba9d3ae48f22d402fddc1abc","observation_id":"ce167d22-7a5c-4f2a-b607-6f6af8ec05a2","resolution":{"observed_at":"2026-08-07T12:55:42.809307Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:42.624942Z","title":null,"venue":null,"work_id":"cc977e7d-1ea1-4500-96bc-011bebdac143","year":2009},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:30.766072Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:1e9b7bc1b50807c35ca2e095c7e9fd7ddfe0353d390bb8dea40dc332ff59795e","observation_id":"49c21522-281d-49b9-85c3-65da7b2527b2","resolution":{"observed_at":"2026-08-07T12:55:42.685136Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:42.540413Z","title":null,"venue":null,"work_id":"6766d60c-3c60-46ac-9931-a7326aded49c","year":2009},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:30.827838Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:7f1831821062dc3ec50eb852e72e53b5b8f4eb0a25925f432a788a61caddda06","observation_id":"c26c7216-528a-40da-b3d8-02a0a3ac596e","resolution":{"observed_at":"2026-08-07T12:55:42.575102Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:42.435057Z","title":"EPL (Europhysics Letters) 86(6), 60003 (2009)","venue":null,"work_id":"a887326b-43f3-47de-9116-e0b3559a7eaa","year":2009},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:30.902292Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:78f05516da4f639fbc063c56b8abc479bda43ed8a57433c4d96f30c66d774aca","observation_id":"35158bc5-5c3e-4770-999e-d1f9ddb5dbc8","resolution":{"observed_at":"2026-08-07T12:55:42.486572Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:42.260948Z","title":null,"venue":null,"work_id":"973a1423-c2af-435c-8be9-3f40667b4c84","year":2010},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:30.968142Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:e41a7aedb0d9188526078f6feb863a04be3b80e50afddf6381f83fd5bfae3d2f","observation_id":"984fdc69-7eff-4af2-945b-8fa3dcfe6afb","resolution":{"observed_at":"2026-08-07T12:55:42.332572Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:42.073568Z","title":"Nano Lett","venue":null,"work_id":"195c3058-0cda-4ad2-a259-c67ff793840c","year":2010},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.044572Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:d335d6bb46eff0b22d7248a29cd63666fe6d6af3429779e04218c80ae7fc7761","observation_id":"6cd2b8cb-acc0-48e4-84ee-f0f7154a9114","resolution":{"observed_at":"2026-08-07T12:55:42.150944Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:41.926919Z","title":null,"venue":null,"work_id":"243b8c9b-a283-44d3-9b39-6ccb2a0fac64","year":2010},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.093805Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:bdbfacf4d975168d98d8afa212e5b35b734308fb23d631d117096600d0084a6d","observation_id":"4477a3c6-1962-4de0-80e0-6ddd70547745","resolution":{"observed_at":"2026-08-07T12:55:41.996876Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:41.783031Z","title":null,"venue":null,"work_id":"91005b29-2474-49da-8750-1deaaf3487dd","year":2010},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.139750Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:6b8f0f8fdd1bb9c8b418f8008af23f2829363e4cd35965e638df05b9befb187e","observation_id":"dd21add3-7690-47b0-8d4d-5e1d8a5a492e","resolution":{"observed_at":"2026-08-07T12:55:41.847029Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:41.631017Z","title":null,"venue":null,"work_id":"2529a20d-a98f-450e-95c8-54da4714958f","year":2010},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.192455Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:3cfdd32070bb11a1e82dd004c3696705646503129614a7ac76b70aed966b21b7","observation_id":"78c45577-ce46-4e74-9181-bc4a890f4489","resolution":{"observed_at":"2026-08-07T12:55:41.673509Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:41.526995Z","title":null,"venue":null,"work_id":"559720c3-37fd-406d-93fe-1d1461268ab0","year":2011},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.259090Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:9a55f43fd58d0a4acafa1910f72de71a0e1c4bf6fd753ffe7c16168fa9a514d5","observation_id":"8273114a-96a5-4948-bdaf-644c25eff33a","resolution":{"observed_at":"2026-08-07T12:55:41.585044Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:41.394425Z","title":"Europhys","venue":null,"work_id":"f588c13f-d84f-41a0-ae5b-770cbb67c2ac","year":2011},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.337263Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:1442af99f5625489f2cf3f80f8c34b2fc165777eb74d6afe7e0d0743837a40d4","observation_id":"c1d23d65-820f-48d9-9725-5880ced6a622","resolution":{"observed_at":"2026-08-07T12:55:41.431436Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:41.297751Z","title":null,"venue":null,"work_id":"f41e75e4-43ac-442e-b2b0-1ecbff7446f3","year":2011},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.410122Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:72839e3aaeae59812230ece07e447e8a81fcab66dbed9520c0be25e5cd835ff1","observation_id":"10717af8-43a9-4b29-912c-21c1a600e3fb","resolution":{"observed_at":"2026-08-07T12:55:41.353908Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:41.187137Z","title":null,"venue":null,"work_id":"89fe51f7-65fa-48eb-83ba-8986b6d2b0a0","year":2012},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.462924Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:99cd86f3776afb2ab0af1288f616f2837fe988928bf87a83e68a98889dcfe7dd","observation_id":"9a9453cd-4358-4830-801f-ef911d4196f8","resolution":{"observed_at":"2026-08-07T12:55:41.232099Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:41.109344Z","title":"Proceedings of the IEEE 103(11), 1958–1969 (2015)","venue":null,"work_id":"4d6c968a-69c9-4fa7-afed-6fd0135736a1","year":2015},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.540872Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:502095739e6f416656e5910cc0dda858e4a218c8563c21e7345225d397c2fa2f","observation_id":"ea30a737-047e-430f-9ae5-7b9707c17a9a","resolution":{"observed_at":"2026-08-07T12:55:41.158226Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:40.967218Z","title":null,"venue":null,"work_id":"71ec4e4b-3d85-4744-bd35-5bf108ad641b","year":2017},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.616515Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:c194e1e563c711fceccb2cd89cd0288ce5c230e984d3d8f00610168389a268d8","observation_id":"d79e9fd9-97a0-42f2-94ae-e40a5cea2365","resolution":{"observed_at":"2026-08-07T12:55:41.014601Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:40.877731Z","title":"Chaos 27(8), 083106 (2017)","venue":null,"work_id":"7228291e-9559-4033-ac78-65fafdc14cd1","year":2017},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.643989Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:ca2411b5c1c0ccaa282bd5df095565a0ce6c95c75497567642c2258fda625e3c","observation_id":"c5a81035-87fe-48aa-ab16-e731dff278b5","resolution":{"observed_at":"2026-08-07T12:55:40.927672Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:40.770654Z","title":"Chaos 27(3), 033105 (2017)","venue":null,"work_id":"f562a57a-f49c-4ef9-b212-2639ae3dc8ff","year":2017},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.690859Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:c1321c62fb057d2166409f132715481c200b7a710179753f7adb51a7d6e0dbe4","observation_id":"8aa1fd81-35f2-4ba5-b838-ab1ccf6f599b","resolution":{"observed_at":"2026-08-07T12:55:40.808960Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:40.686655Z","title":"Chaos 27(3), 033107 (2017)","venue":null,"work_id":"ba852e88-b2e1-4064-beda-c78c87815706","year":2017},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.735543Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:aacee74c3cd6edfbbe2bf4f657725e8cb38ac4d8e5e6122c1e44cb93759d1427","observation_id":"54565213-9e94-407a-be6f-fdef5d3a33f0","resolution":{"observed_at":"2026-08-07T12:55:40.729732Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:40.567200Z","title":null,"venue":null,"work_id":"6d27fc0f-9bd6-47a6-8e4f-c588955b7627","year":2017},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.800393Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:50534b0f1c9e596ff40121c8d56e94631e2137f3df85e4c6e852a2f77b2464ea","observation_id":"4c2e7091-fbe6-4018-a5ef-8bd43fddebef","resolution":{"observed_at":"2026-08-07T12:55:40.638885Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:40.480646Z","title":"PloS one 13(12), 0209037 (2018)","venue":null,"work_id":"6b30520b-a696-4e33-9752-76bc90f4574a","year":2018},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.867617Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:ae7e9b663e8b365f4723a984d033cb7d92a49059a746c682eb0bbd62dd6106ef","observation_id":"95695aad-6b40-400d-9e29-121dd42c9e5b","resolution":{"observed_at":"2026-08-07T12:55:40.513344Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:40.395605Z","title":null,"venue":null,"work_id":"ee2379bb-320e-4291-bf96-05b4e57ab922","year":2018},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.926385Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:1d56b4c5fbd1390fc0e6bc25cf9a2b392ed731f571513d8e9fab43580e2e2bcf","observation_id":"5c5f2b9e-45c7-41df-a9e4-273057c69b30","resolution":{"observed_at":"2026-08-07T12:55:40.432797Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:40.259044Z","title":null,"venue":null,"work_id":"08120ae4-8254-47c0-9709-af9594c2b58e","year":2018},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:31.971675Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:507b0724370bf608a97412a20ad01f69fa13a95ee723f7f18fede65d0c5cb64a","observation_id":"5412c462-5452-4655-b10e-6dd14ec7da2a","resolution":{"observed_at":"2026-08-07T12:55:40.313155Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:40.111064Z","title":"Pramana 94(1), 1–14 (2020)","venue":null,"work_id":"e04e8cdd-1906-44f6-9f46-8257b5b06907","year":2020},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.005933Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:7708143a1fdc7727b2086629686ed3c3a17bb7c5ed32d88fb6c646a105b2ee81","observation_id":"a259e748-cb01-4a1f-9396-e95530b0479d","resolution":{"observed_at":"2026-08-07T12:55:40.188413Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:39.972317Z","title":null,"venue":null,"work_id":"6f302bf1-efae-458e-9352-e15f03224eec","year":2002},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.039412Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:6a85cd6d11ec43a8412c5ffbb908d58f012d238745925d6563cb34015d8590bf","observation_id":"3883c7ac-3d7c-4da5-9208-81ff4871d0b9","resolution":{"observed_at":"2026-08-07T12:55:40.067009Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:39.895072Z","title":"Chaos 18(3), 033101 (2008)","venue":null,"work_id":"499d9eb9-c0d0-4be2-ba01-d6aef4f526ad","year":2008},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.099570Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:18319abe3878b022465b7fd2c8f4e386312a0d75409ca5287f7a2f8f4cae2384","observation_id":"1bfdd4cd-e6e3-4fa6-9f21-f3a78332e3fc","resolution":{"observed_at":"2026-08-07T12:55:39.922643Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:39.760564Z","title":null,"venue":null,"work_id":"72947030-8f9d-4086-a010-49f89f930a0e","year":2010},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.190516Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:9839f140b910d1181fb982b44d9ce1cd46be3ef06a84912249f3b4cdad3556fb","observation_id":"cf87feea-216d-4e4f-b636-f258d7926236","resolution":{"observed_at":"2026-08-07T12:55:39.831575Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:39.571932Z","title":null,"venue":null,"work_id":"0b223de6-4b17-4e77-8191-12a67bd0af76","year":2010},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.267569Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:83c080914156277f7064130d8ccb5577c6bf1ab08e110c0b7f7acdcf9730f7dc","observation_id":"7668eab9-b61d-4dac-bde2-591251f03f89","resolution":{"observed_at":"2026-08-07T12:55:39.711932Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:39.436191Z","title":null,"venue":null,"work_id":"ff34db57-e301-440e-9702-e3d233f1cc24","year":2006},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.296396Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:aafa9702ad732e58190c7d9f752aac9fc0d4d88ec486cd05e3949d625c3eefcc","observation_id":"715e61dc-c4e9-41e9-b93a-5bd32f49b2ba","resolution":{"observed_at":"2026-08-07T12:55:39.526511Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:39.294459Z","title":"Circuits, Systems, and Signal Processing 31(2), 753–760 (2012)","venue":null,"work_id":"9b7824e5-79fc-4b07-a5e3-0d4d31567d4e","year":2012},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.322989Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:6f8e9c2e3db632b2a542ae0844a9feac986c65ecb387872056350e3cbab79298","observation_id":"edd5abbd-c688-4b29-bc4e-45cdd8497259","resolution":{"observed_at":"2026-08-07T12:55:39.357009Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:39.127844Z","title":"Google Patents (2017)","venue":null,"work_id":"a47e041b-d6e1-4c7e-8a41-13f3c5f6ede3","year":2017},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.373955Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:6ae57f143187b3e0bae8e96038584cd8243a9f11f779549e2d205f00ca99611b","observation_id":"ca4c03e8-e69f-4247-82d0-5e4c1da12252","resolution":{"observed_at":"2026-08-07T12:55:39.217479Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:39.051589Z","title":null,"venue":null,"work_id":"a31907b5-a909-4c0c-bee5-f54e35a720b0","year":2012},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.476605Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:e4427ce56247f98bbdfa2df8e2129e25b8372a236892769397b1e31b14d9e55c","observation_id":"b5d2d445-80b3-49a1-8a2c-54a9a5a30d52","resolution":{"observed_at":"2026-08-07T12:55:39.083757Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:38.898339Z","title":null,"venue":null,"work_id":"854c79ad-8fe5-4256-b6b0-370cab59e62f","year":2011},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.541964Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:f28aa42a3da81bfb0756e2600c738278e55181205843a85041bc6f0354acaadb","observation_id":"152a96d5-9f02-4d98-bfce-2e214deb64b7","resolution":{"observed_at":"2026-08-07T12:55:38.969715Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:38.640623Z","title":null,"venue":null,"work_id":"f3b91109-1f0b-48f5-8fb6-672a2e78d4e8","year":2014},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.594981Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:0a8b7ec319afa9c85700ef3ac00e98a85f32d3b3faf7ad5d44fe54e87f21442e","observation_id":"b055d608-f3b3-452d-bfa3-8d3703ae1c9a","resolution":{"observed_at":"2026-08-07T12:55:38.771861Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:38.398225Z","title":null,"venue":null,"work_id":"b5ff1409-bed7-4ef1-94b2-d2cf6225ac93","year":2016},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.623432Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:b44362304617cbbf9f2420ae800387f162cde999168bc231f0724932d0714759","observation_id":"8642f261-b683-4625-aff5-782719feb3df","resolution":{"observed_at":"2026-08-07T12:55:38.532397Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:38.166513Z","title":"Chaos 31(6), 063119 (2021)","venue":null,"work_id":"b7f9ed1d-6074-47c9-8e4f-b02aa02af8b1","year":2021},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.703189Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:842af7bd04e2b083b473587ab7ba9b6bb1fb4ff3b50f31b50f2fe193add0fb62","observation_id":"f654827c-87b5-4bea-989b-61ef3f63cb19","resolution":{"observed_at":"2026-08-07T12:55:38.245151Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:37.970358Z","title":"IEEE Trans","venue":null,"work_id":"b26da9c8-2654-4493-9491-1310b1767747","year":1995},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.773117Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:44ad24f2e1fe3b10667d24d366ea7338b14b71bf0df5ece5af6017e8166e005e","observation_id":"fe1ea2bb-b3f8-4a16-b4e7-da49ec15d609","resolution":{"observed_at":"2026-08-07T12:55:38.067897Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:37.754471Z","title":"Electron","venue":null,"work_id":"bdd655dd-88ad-4b30-8922-b0d0e725eda5","year":1995},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.803148Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:cdbf8fa84ef493dbb9b31080be698b2c245e209b8744b118c22e8fd3093094a6","observation_id":"4ac7dc3b-6420-435a-843f-f75c49be0e25","resolution":{"observed_at":"2026-08-07T12:55:37.867090Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:37.541352Z","title":null,"venue":null,"work_id":"3bcaf27f-f76c-4899-ac8c-1ec89f448a24","year":2012},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.832880Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:9c2364e2d3e8d5bbeabdced7bd523c720524429f028b62b67c304543861c5ba6","observation_id":"b6a3f9b4-8459-49e0-a584-0e216c473b4a","resolution":{"observed_at":"2026-08-07T12:55:37.650052Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:37.355243Z","title":"Springer, Switzerland (2021)","venue":null,"work_id":"f9e0046c-577f-4db1-ba93-779300cff94f","year":2021},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.866553Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:1a00157b504f81c610c561efbf219ffcb38643d4987ef3049fd36a4416328948","observation_id":"70320761-1d1c-4992-9cc6-e0196b6ee5af","resolution":{"observed_at":"2026-08-07T12:55:37.447209Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:37.165196Z","title":"Proceedings of the IEEE 90(5), 691–710 (2002)","venue":null,"work_id":"ce0a2e77-c4c4-496f-9470-e69ba7f8d5de","year":2002},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:32.963361Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:c1f28a6c2cdf71a21ce4987056d1f5a1c990ea1cfb27fdaf9fe24616084b2b38","observation_id":"a756e5fe-d0c6-4a18-aa2a-02833522b622","resolution":{"observed_at":"2026-08-07T12:55:37.267353Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:36.985025Z","title":"Nonlinear Dyn","venue":null,"work_id":"645b857d-aa71-4cc7-833e-05317c0f3450","year":2010},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:33.060090Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:463b7adeb06e914636b0f7e3ace2c24864c2e7467c4b12dcc67ea3b0b2070c7a","observation_id":"6af8ac86-baca-4dcf-8e0d-454ba01608fe","resolution":{"observed_at":"2026-08-07T12:55:37.059921Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:36.796977Z","title":null,"venue":null,"work_id":"cb5c0f78-85c9-4b7b-bc7a-0d17e923e9fc","year":2007},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:33.154872Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:1559a51b0f6bd5897644d7713cc361f5aa7f15bcea0d28406133b28a68eb89e6","observation_id":"0094ed0e-1bdb-4754-ac19-9c9e220fe0bd","resolution":{"observed_at":"2026-08-07T12:55:36.881856Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:36.662231Z","title":null,"venue":null,"work_id":"28450500-cffa-4d01-ab8d-33119b40ee57","year":2013},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:33.287306Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:e8bbd4705a575def6a8e3dfa40fff1b0c5fe9059400e1e983b3f396a7da723ae","observation_id":"620d7f30-587a-45c9-8253-74a18ab7ac42","resolution":{"observed_at":"2026-08-07T12:55:36.728462Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:36.460362Z","title":"Nonlinear Dyn","venue":null,"work_id":"ccb48397-7f24-4fc5-b0e2-19c959cfa5ac","year":2012},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:33.369345Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:309537fea98910cbff391fa737b8da5b744402ad47361185f452825046d36764","observation_id":"41286ab1-578d-4300-a538-9a47a54254e6","resolution":{"observed_at":"2026-08-07T12:55:36.569672Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:36.211155Z","title":"Nonlinear Dyn","venue":null,"work_id":"04da72fd-373e-43c6-adab-6a6ec0557032","year":2016},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:33.453718Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:1bfb0be5397b8c14513fd7c1c82bf0ec9e5a9871d49881fe6d7e8021d2c89500","observation_id":"b9fd7c28-e8b4-4d46-aee0-f2026744d173","resolution":{"observed_at":"2026-08-07T12:55:36.348759Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:36.135307Z","title":"In: 2018 IEEE 13th Dallas Circuits and Systems Conference (DCAS), pp","venue":null,"work_id":"31e6e48b-8adc-4c4c-8a01-70090b1b118f","year":2018},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:33.545542Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:7759df494a837a9f60c8b45de56eda2ee386d98f8f75234c689ace1f1fe45df6","observation_id":"4873fef0-4739-47ff-9f50-fd3f0f29f59a","resolution":{"observed_at":"2026-08-07T12:55:36.159361Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:36.016130Z","title":"Chaos, Solitons Fractals 18(1), 149–158 (2003)","venue":null,"work_id":"84337707-54b6-4539-aad1-62a8e6fa7536","year":2003},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:33.643488Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:285bad733ac8153093c4c0a52a61b8bd886eb894329651c79bf66c61a30184f6","observation_id":"6f99f16b-ba49-4d7f-be4d-b0aa42a94aa6","resolution":{"observed_at":"2026-08-07T12:55:36.083029Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:35.865432Z","title":null,"venue":null,"work_id":"f7391fae-4f30-4648-a981-abea7f81d4ba","year":2004},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:33.719686Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:db79cdbf7c665735d1122099ac2dad5bd1b4aa1992b18ab75ef25d1195e38c74","observation_id":"1ae820e6-5567-4a8e-b0dc-70daed73df21","resolution":{"observed_at":"2026-08-07T12:55:35.937152Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:35.735553Z","title":null,"venue":null,"work_id":"3042f50e-2263-4963-8faf-d19bd553db09","year":2005},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:33.801585Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:885e1729469651e3ebb239d85073c59fb1fdfa84a1fd9295b49128462a07f358","observation_id":"7db9703f-7dbc-47c2-b932-1c23dbcdc204","resolution":{"observed_at":"2026-08-07T12:55:35.810431Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:35.536282Z","title":"Frequenz 46(3-4), 66–80 (1992)","venue":null,"work_id":"188d2225-40bb-4aa8-a9c9-6a56ca7ee46c","year":1992},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:33.907051Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:41761088deb53b177341b2706651984e69bab97b1d4abdbeb3398446bdbabe5a","observation_id":"0a6de5b8-88cd-4fbe-8071-8bcbc5631bb5","resolution":{"observed_at":"2026-08-07T12:55:35.625978Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:35.390462Z","title":"Nonlinear Dyn","venue":null,"work_id":"4f16d517-d079-49f3-9c5f-6adf1d8831f7","year":2013},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:34.008748Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:54e2cc8cb91e580feb935fc532d08ca361b8ecb85a6b21f3e00f7df0cb476b3c","observation_id":"7ae66419-66a5-47aa-b4ab-31db55ba7364","resolution":{"observed_at":"2026-08-07T12:55:35.436165Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:35.231208Z","title":"In: 2017 10th International Confer- ence on Electrical and Electronics Engineering (ELECO), pp","venue":null,"work_id":"c5e9dd88-6118-4c82-aab9-846a488980b0","year":2007},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:34.076391Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:f0729371d5d47cbe6bb92b62a8ed8f8840a14b6746b394ffabad482cd2092597","observation_id":"8190cef4-6bbb-4ba2-9e0c-413b40b1ffb9","resolution":{"observed_at":"2026-08-07T12:55:35.301063Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:35.098184Z","title":"IEEE Trans","venue":null,"work_id":"a415d21f-154e-4208-9157-cdff35ebd5a0","year":1988},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:34.150595Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:b7c63f012aa9357fb894e0dbd98cd85724687cfd7ba50825aad8dc35773d21dc","observation_id":"24f4d2fc-50f9-44a6-80b6-fee05467a202","resolution":{"observed_at":"2026-08-07T12:55:35.187713Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:34.938045Z","title":null,"venue":null,"work_id":"041aff68-466b-4d4e-b912-51937c202f97","year":2010},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:34.207550Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:dca7dfd572e1d7ee5c39a57ed25aaf2b63386a9785507f7ee49972190ee015bf","observation_id":"b2358d09-7356-4a8b-9771-7416e94a48cb","resolution":{"observed_at":"2026-08-07T12:55:35.011139Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:34.817343Z","title":"Springer-Verlag, Berlin Heidelberg (2003)","venue":null,"work_id":"dc7049c9-5e23-46e9-aafd-41afb8ef333b","year":2003},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:34.273921Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:b21db89e7891fd0de9cee57b20270f356a743cd70ae37cbe37559dfb9a0acbc8","observation_id":"25decbd5-d46b-4558-8969-a7f9c6cca636","resolution":{"observed_at":"2026-08-07T12:55:34.873460Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:34.679947Z","title":null,"venue":null,"work_id":"382abb5b-b94e-476f-8767-29a0bf65b0c4","year":2017},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:34.350606Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:a0644ee55fd55ee7b885b204e5b2cd8b078c49932152f17892cf95ab96e92610","observation_id":"e7100e78-a68a-4f6c-a656-1e2bbc60a20a","resolution":{"observed_at":"2026-08-07T12:55:34.724858Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:55:34.538309Z","title":null,"venue":null,"work_id":"a1e6fc4d-6457-428c-92e3-d81206ba5e05","year":1996},"citing_paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-07T12:55:34.420514Z"},"links":{"citing_paper":"/paper/2505.23303"},"observation_digest":"sha256:d56a9f2aa0cea5fc7e44169b1a1ed208f5c8b94941399fb020e2618b77f1c51b","observation_id":"375e5794-04d7-4052-a379-5ef7ed0299c3","resolution":{"observed_at":"2026-08-07T12:55:34.597326Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2505.23303","last_updated":"2025-05-29T10:01:09Z","latest_version":1,"primary_category":"nlin.CD","snapshot_observed_at":"2026-08-07T12:46:19.543624Z","submitted_at":"2025-05-29T10:01:09Z","title":"Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit"},"reference_resolution":{"displayed":61,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":33,"verified_exact":0,"verified_fuzzy":28},"total_outbound_references":61},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 61 of 61 outbound references and 0 inbound Pith citation observations for arXiv:2505.23303."}