{"as_of":"2026-08-10T11:49:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:2f24b81717d397d0ba1f493507b07365593e94017741b99e260844807e7ab3fb","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":7,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":7,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":7,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":7,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T10:13:18.327854Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-01T14:05:46.808621Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-07T15:49:02.931822Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":"2506.00005","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-07-01T14:05:46.808621Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form","venue":null,"work_id":"bd4f5bf6-9cc5-4956-b7a6-75b256a1d9c8","year":2025},"citing_paper":{"arxiv_id":"2512.03053","last_updated":"2026-04-16T21:39:03Z","snapshot_observed_at":"2026-08-02T21:53:03.786766Z","submitted_at":"2025-11-25T00:47:02Z","title":"Mitigating hallucinations and omissions in LLMs for invertible problems: An application to hardware logic design automation","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-05-17T05:24:05.830241Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2512.03053"},"observation_digest":"sha256:de9085829559674d282e044716f6056e45a857d0aaa923116b65ae934804c179","observation_id":"9d37ec36-0107-42ac-9450-0ff23e573641","resolution":{"observed_at":"2026-05-17T05:29:05.100307Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-07T15:49:02.931822Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":"2506.00005","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-07-01T14:05:46.808621Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form","venue":null,"work_id":"bd4f5bf6-9cc5-4956-b7a6-75b256a1d9c8","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-12T03:57:51.577486Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:f481936a88f40753e63a66af06c0d8537420f9e04f4971405786b4864579411a","observation_id":"4290d8a5-0ffe-4297-9087-a9fda2b644a5","resolution":{"observed_at":"2026-05-12T06:51:26.571769Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-07T15:49:02.931822Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":"2506.00005","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-07-01T14:05:46.808621Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form","venue":null,"work_id":"bd4f5bf6-9cc5-4956-b7a6-75b256a1d9c8","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-14T21:12:08.821202Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:9d169b6555c83653fe53ea0f6542fc77939dbf7e77881f7def4a8ba648193683","observation_id":"e70d234b-1c02-48ff-864c-a906e23ac87e","resolution":{"observed_at":"2026-05-14T21:12:58.736447Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-07T15:49:02.931822Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":"2506.00005","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-07-01T14:05:46.808621Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form","venue":null,"work_id":"bd4f5bf6-9cc5-4956-b7a6-75b256a1d9c8","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":3},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-21T08:58:25.469021Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:c0d27c7ac8752ef9a2bc329496a619a75bb3e2c94dcb0f58f6e30e617947e0eb","observation_id":"cea17edd-1018-4076-ba1f-6dcf71f4f575","resolution":{"observed_at":"2026-05-21T08:59:55.385387Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-07T15:49:02.931822Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":"2506.00005","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-07-01T14:05:46.808621Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form","venue":null,"work_id":"bd4f5bf6-9cc5-4956-b7a6-75b256a1d9c8","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":4},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-06-30T22:18:09.663488Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:bbdee857f41327ed10db1fe4820d84c582531a97dc76d904e83f5ea6422d61ff","observation_id":"6cf82463-d00b-4a3f-9edd-cd93b58ea513","resolution":{"observed_at":"2026-07-01T14:05:46.809977Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-07T15:49:02.931822Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-08-01T15:14:08.515995Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.515995Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:2b09b0aae2b156a717a25b4ff59de2297f1c2b53243f4df1deae8322433527ce","observation_id":"9d0840b7-0517-4f72-bf98-67f684ac7785","resolution":{"observed_at":"2026-08-01T15:14:08.515995Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-07T15:49:02.931822Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-08-06T10:13:18.327854Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T23:13:52.254894Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.327854Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:28b1727581a0ab4bda12755d0d20b636a29548a9cd4459b63aedb09b4196bc58","observation_id":"8e692ef7-9cb4-445f-863e-eae7c319f237","resolution":{"observed_at":"2026-08-06T10:13:18.327854Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2506.00005/citation-record","integrity":"/paper/2506.00005/integrity","json":"/paper/2506.00005/citation-record.json","paper":"/paper/2506.00005"},"outbound":[],"paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T15:49:02.931822Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 7 inbound Pith citation observations for arXiv:2506.00005."}