{"as_of":"2026-08-08T01:10:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:bda3089f66b1dcbf74a306fb4e550f1e3bef8a6626f5a002c89e2f9f4e3b7925","coverage":[{"denominator":45,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":45,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T12:01:38.134195Z","state":"measured"},{"denominator":45,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":45,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.00857/citation-record","integrity":"/paper/2506.00857/integrity","json":"/paper/2506.00857/citation-record.json","paper":"/paper/2506.00857"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.946055Z","title":"An overview of hardware security and trust: Threats, countermeasures, and design tools,","venue":null,"work_id":"f212cef2-d6ab-48b9-ab2e-d771d5f85939","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:34.281310Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:94bec8c3588064525b85f9a79c5c2e74339a4a2ec9f5b0b9fe3484c35931c370","observation_id":"d70580d9-1aac-4e18-afb1-a1b62fa7bbbb","resolution":{"observed_at":"2026-08-07T12:01:40.950609Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.934105Z","title":"IP protection and supply chain security through logic obfuscation: A systematic overview,","venue":null,"work_id":"a4702e95-e9f2-4120-bf77-4a813fee5d48","year":2019},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:34.351625Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:84f73efc01d19f85c438a111fe2454d000b5554b79ac8667a96f4d36d7218434","observation_id":"e8681912-2c13-4250-a903-4f86dcc1f24c","resolution":{"observed_at":"2026-08-07T12:01:40.937899Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.922152Z","title":"A survey on ip watermarking techniques,","venue":null,"work_id":"1ef26e42-ab18-4f44-b948-d003f04ac84f","year":2004},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:34.417061Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:9b00a32d2eaf6a179359d2541d168910ea2b534bd972f961e51865e7e2601e8f","observation_id":"0f834a96-513c-4952-8fad-93ac9c68716a","resolution":{"observed_at":"2026-08-07T12:01:40.925922Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.908908Z","title":"A survey on split manufacturing: Attacks, defenses, and challenges,","venue":null,"work_id":"ef67fb95-f838-496f-a75d-dc576bbaafc8","year":2020},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:34.473460Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:465730b78f55b86ee681eaa27a2828715b3e8d8a3319db42b2fd14f8de0d45e9","observation_id":"0cbbe62c-49b4-4c90-9345-3ec0373ad0e5","resolution":{"observed_at":"2026-08-07T12:01:40.913974Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.898134Z","title":"Benchmarking at the frontier of hardware security: Lessons from logic locking,","venue":null,"work_id":"97fdde5b-4b8a-446c-8b99-e0200957f1c1","year":2020},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:34.548338Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:50e04fd588d8c512cf264084cdef039ebc0f1c7a98b02a27ece9c0b8345ffdc7","observation_id":"814e4dd3-cf5f-44d6-8450-fedd58b68ff7","resolution":{"observed_at":"2026-08-07T12:01:40.902299Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.886605Z","title":"Openfpga: An open-source framework for agile prototyping customizable fpgas,","venue":null,"work_id":"74b0f4a4-cb6f-441e-8c02-e8b209276634","year":2020},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:34.650924Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:4ab230a4b09128fb8890170cbd2ef513d464f20e2d63949129a102346088a59d","observation_id":"f80ef4c9-f54c-4ef8-bd2f-d9e4c0db45e2","resolution":{"observed_at":"2026-08-07T12:01:40.890561Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.872932Z","title":"Fabulous: An embedded FPGA framework,","venue":null,"work_id":"d3bac056-184f-48a5-ae5f-9cbbbf6025ce","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:34.736490Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:bf4ae008c0118f4c95dc0d6669a6ef8a376ae398af0ea7e4b97237ba98ac652f","observation_id":"2bb6cd06-8baa-4723-b346-307263b38a43","resolution":{"observed_at":"2026-08-07T12:01:40.877792Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.860765Z","title":"Hardware Redaction via Designer-Directed Fine-Grained eFPGA Insertion,","venue":null,"work_id":"fd12c4e9-72e7-4332-b507-963ec0504514","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:34.830674Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:339d3175fa36758e4bb74e8ebbd4810a5c7e1eea5e50189d2cd42394ceb3788a","observation_id":"4c9dc51a-b14c-4558-962c-8ce6d488ef01","resolution":{"observed_at":"2026-08-07T12:01:40.865378Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.848011Z","title":"Exploring efpga-based redaction for ip protection,","venue":null,"work_id":"b38f0861-8ee7-49cb-9684-2149ae5ca172","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:34.924042Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:14dc0e9206f0800081e6660f0812aa0292688b7a44c12cf6bf2257238d21ede7","observation_id":"ef5a5f49-1d5e-4ca7-b1df-8c4639db3bb5","resolution":{"observed_at":"2026-08-07T12:01:40.851948Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.836550Z","title":"Arnold: An efpga-augmented risc-v soc for flexible and low-power iot end nodes,","venue":null,"work_id":"cae75a0a-0b9b-4898-be02-0974319ac4bf","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:35.006382Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:76ccb6529efdccf293ce4ba8d66c065e3668663abd5e7f68274cec6cae9cae63","observation_id":"b5514663-6e7c-4949-8e72-792c8ff55b22","resolution":{"observed_at":"2026-08-07T12:01:40.840505Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.823573Z","title":"Decoy: Deflection-driven hls-based computation partitioning for obfuscating intellectual property,","venue":null,"work_id":"d1047f2f-038d-4f00-b706-5b79bc8a5820","year":2020},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:35.088329Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:3ec7e3263704b9c5e094b8e048b8bd31021f996f001e90a49788100005b81eee","observation_id":"825df033-18c7-4591-a38f-666787f6874d","resolution":{"observed_at":"2026-08-07T12:01:40.827914Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.813080Z","title":"Fpga architecture: Principles and progression,","venue":null,"work_id":"51d8a90e-ad57-435b-82e6-8e5b2eb96bf1","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:35.244961Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:a986d09afc2e398e46d717f3a8c694dfab6f654383ee08001daeec46fce9c8e0","observation_id":"db6717e6-cf27-4216-ac83-4775be092e71","resolution":{"observed_at":"2026-08-07T12:01:40.816421Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.801791Z","title":"The effect of lut and cluster size on deep-submicron fpga performance and density,","venue":null,"work_id":"b622589a-0e4d-49c8-a291-d8c21c5381c7","year":2004},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:35.321828Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:2b7d3a4e164c6adf330486df42f39960dc6010b4bef797bbe4d1c61170dbbd8f","observation_id":"00d4482b-5496-4e1d-a03c-419ded2a2a2a","resolution":{"observed_at":"2026-08-07T12:01:40.806240Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"1920.34393","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:39.497850Z","title":"FABulous: An Embedded FPGA Framework,","venue":null,"work_id":"00dba102-41cc-4994-b234-f0dc21a816ea","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:35.402032Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:f3d3311dd03c93eb61f9b57b6b3d718916c22663715c49df4a3574b59a787851","observation_id":"267ec8bf-89f9-41ca-976d-34d6d2e6d7d9","resolution":{"observed_at":"2026-08-07T12:01:39.647535Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.790474Z","title":"OpenFPGA: An Opensource Framework Enabling Rapid Prototyping of Customizable FPGAs,","venue":null,"work_id":"ae965324-9031-47c7-b0d5-3e4c502f0ace","year":2019},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:35.603697Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:7f9fed2c66754c3acff8452168cd3ff3a9e17ff1c4b35321628c1db859edae72","observation_id":"faa016cc-3a02-4547-b36a-06223500bd79","resolution":{"observed_at":"2026-08-07T12:01:40.794604Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.778114Z","title":"OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs,","venue":null,"work_id":"0888d73f-0643-46d7-b7c0-3816cc2df1d3","year":2020},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:35.679791Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:2868f1df014a6469ca4d425e3416c8c792c69e12ab73e8cfb1875efff1e5b6db","observation_id":"0a3d3167-f7c2-40ca-be9e-ff500743a754","resolution":{"observed_at":"2026-08-07T12:01:40.782441Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:35.764811Z","title":"PRGA: An Open-Source FPGA Research and Prototyping Framework,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:35.764811Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:4a5fa08b65a148d417d4ec33b0f257fe5f5c50ad5148ba4734fd8eeef79d3a32","observation_id":"5ec9efe6-0cb1-4bee-b498-d3f2696b59fd","resolution":{"observed_at":"2026-08-07T12:01:35.764811Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"0413.19504","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:39.077977Z","title":"Architecture Description and Packing for Logic Blocks with Hierarchy, Modes and Complex Interconnect,","venue":null,"work_id":"e3e3c791-f3a3-4258-9f62-f82e432b79f8","year":2011},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:35.842002Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:a37dc19dd3eec892609c0631af2fc33612f35e79c1b07d0b77c5ca4eff921f75","observation_id":"e64a6e7d-9cfd-40b7-a463-6fa36c537ca8","resolution":{"observed_at":"2026-08-07T12:01:39.205909Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"document/8576622","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:38.784292Z","title":"FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs,","venue":null,"work_id":"fdb657ef-7efa-494c-8a74-ca8e19d80e72","year":2019},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:35.948160Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:755e4678c2f5007e2028e46b95e604622062ec1d8f932063e391b8ea8b1bebd8","observation_id":"e6e8a032-2afd-4615-817c-fc79f034db73","resolution":{"observed_at":"2026-08-07T12:01:38.880912Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.761087Z","title":"Not all fabrics are created equal: Exploring efpga parameters for ip redaction,","venue":null,"work_id":"b14241dd-eca7-4404-a2ad-5d2e58c3802e","year":2023},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.034872Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:fac5d7f17b3cc201a002d3038e85d0d2d86dceddccf2f1a46996c61ad497ad31","observation_id":"51b9017a-7f75-4530-9b4e-4bd5db3357ea","resolution":{"observed_at":"2026-08-07T12:01:40.764730Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.750167Z","title":"Intel Xeon+FPGA Platform for the Data Center,","venue":null,"work_id":"8c534de0-bf6d-4228-8bd7-268847ec3bbe","year":null},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.126490Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:647911b1e4802330941e9704428eee926fe7a8f1af0c902975783410cbae6caf","observation_id":"1aa67d20-1314-4cfe-be3f-420c72983015","resolution":{"observed_at":"2026-08-07T12:01:40.753364Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"document/9369856","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:38.491499Z","title":"Arnold: An eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End Nodes,","venue":null,"work_id":"0498bd17-48d1-4e34-9c33-cf51ae5075ec","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.208075Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:4ec9890b29aaf2050675e7ef54cea8fa95d9aa35f277c3f67798f2a3f59a59bd","observation_id":"aba9351c-816d-4999-8972-8adadc23a0d0","resolution":{"observed_at":"2026-08-07T12:01:38.583816Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.738638Z","title":"An overview of hardware intellectual property protection,","venue":null,"work_id":"8abac0e5-b63a-41c0-b03c-81ee4d1aa913","year":2017},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.281070Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:389b2971a6c99f590e5a920ee2c04e4af208a723d19d58d4ec25b93aa5c57cce","observation_id":"d57650c5-d146-45e7-adfe-4d373413eee9","resolution":{"observed_at":"2026-08-07T12:01:40.742857Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.726645Z","title":"From fpgas to obfuscated easics: Design and security trade-offs,","venue":null,"work_id":"6c95ee3f-6eb1-434f-86c0-3fb9a3236539","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.366383Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:8697b96d088c2969f242b484e04dceef6d36bef5d6efec901e15d4d25aa8de27","observation_id":"b024e5d4-70c9-462c-a847-4f545321bacc","resolution":{"observed_at":"2026-08-07T12:01:40.730678Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.715591Z","title":"Keynote: A disquisition on logic locking,","venue":null,"work_id":"0ca73a28-589d-40d9-81c9-6d817c344956","year":2020},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.470719Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:2dc024fbdde27128e28f53d4a258297c58107c126306095c019deaf5597d226d","observation_id":"b3d527c2-b5e4-4df8-9aab-02c428a31a91","resolution":{"observed_at":"2026-08-07T12:01:40.718971Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.703601Z","title":"Evolution of logic locking,","venue":null,"work_id":"2b75b57f-1bc9-4daf-8e44-7276040ee5f1","year":2017},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.552131Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:79c7c8163e7c2a8f77df4edfd75b2b191aadcc036fd0c1ba3ac1878db8ef9784","observation_id":"88a2371e-9908-407b-8486-dc09ab1ba610","resolution":{"observed_at":"2026-08-07T12:01:40.707839Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.692999Z","title":"Logic locking at the frontiers of machine learning: A survey on developments and opportunities,","venue":null,"work_id":"6375f8fc-04cc-45bb-a208-e8ed90423ae1","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.619683Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:1dd25aa904865da08d3a0b4c1c5398bd98f31627e6c7881ca61fee251f086258","observation_id":"6279c803-b887-4ad1-a1fd-9fc583f27994","resolution":{"observed_at":"2026-08-07T12:01:40.696732Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.681966Z","title":"Logic locking for ip security: A comprehensive analysis on challenges, techniques, and trends,","venue":null,"work_id":"c5ca29bb-cb60-48da-8067-2189bcce6508","year":2023},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.701888Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:5bfeea549a54cfdb86f7b56b60d9bf6afd3c93bfb2d03d15be313b1e60e33866","observation_id":"0b706206-8abe-425f-bd0e-73c9e866bc2b","resolution":{"observed_at":"2026-08-07T12:01:40.685284Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.669994Z","title":"Evaluating the security of logic encryption algorithms,","venue":null,"work_id":"1deb1788-a37c-41b2-ada9-f6dca052a9e1","year":2015},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.763852Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:de8eaedf6756cfa4d6c0f3d4f59e909391ab1e0d6a8f5056b79ddece140a0d5a","observation_id":"978a8453-f3b8-418f-83e4-4ce8e16be380","resolution":{"observed_at":"2026-08-07T12:01:40.673494Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.659097Z","title":"Omla: An oracle-less machine learning-based attack on logic locking,","venue":null,"work_id":"0e3a22de-a5d7-4d0c-9918-b1e5f3f80271","year":2022},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.844647Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:206c20e7d32c4d2dcb707ec2ed7b2bc1df456ceea27cd9e16969765d6816aeb0","observation_id":"7b68cf28-e7ab-4333-b30b-2d69410eaa8c","resolution":{"observed_at":"2026-08-07T12:01:40.662928Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.647712Z","title":"Unsail: Thwarting oracle-less machine learning attacks on logic locking,","venue":null,"work_id":"94f8cbf1-078e-4446-bc8e-dd70e4690282","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:36.948985Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:1e947fc06dc7223bdbf64036c3d39ea9870ee4462ff8d0aea33ecd743824dc4c","observation_id":"89ac1252-25c9-4e4b-af52-723fbfdd8215","resolution":{"observed_at":"2026-08-07T12:01:40.651402Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3431389","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:38.257865Z","title":"Challenging the security of logic locking schemes in the era of deep learning: A neuroevolutionary approach,","venue":null,"work_id":"450d6176-b0ed-40ad-a6d9-fe9c59be6823","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.031238Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:669bf42a7af10afd35dfd0d06fe93de199fc5dfa51babd0901981be31e2d9d47","observation_id":"fa0603bc-9460-4cb7-b7bb-eae817a83089","resolution":{"observed_at":"2026-08-07T12:01:38.271197Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:37.121728Z","title":"Designing ml-resilient locking at register-transfer level,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.121728Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:37f13d3b1d38ea6d207f8d070e0b81abfa8d6007ef78a5444505480f06a09407","observation_id":"2ab595f8-dd18-4800-9e0e-d3641afcba94","resolution":{"observed_at":"2026-08-07T12:01:37.121728Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.637861Z","title":"Top-down physical design of soft embedded fpga fabrics,","venue":null,"work_id":"2ecda3cb-d31f-43de-9375-b29e4afd625e","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.198121Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:4e4696106ca548e633018700d5fad46ef9fcc9439f9a876847cb0a6aa83e5542","observation_id":"7b0b0475-57f1-45c0-a54b-18fe22bb8cb1","resolution":{"observed_at":"2026-08-07T12:01:40.640913Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.627357Z","title":"Shell: Shrinking efpga fabrics for logic locking,","venue":null,"work_id":"e1cb812b-9542-4d55-b700-dafae139cac2","year":2023},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.281273Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:98554fcbd969c2bec81dba4bcddb2cd505e5db52934aa050a9fbe9e683c90cc9","observation_id":"211de837-3918-4253-889d-844f3d243557","resolution":{"observed_at":"2026-08-07T12:01:40.631013Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.617157Z","title":"Investigating the effect of different efpgas fabrics on logic locking through hw redaction,","venue":null,"work_id":"8d9f58ee-a7a9-4313-ba19-1cd8abce21d0","year":2022},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.362603Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:fb833ace1822dee6c6582bd70cd26a7d519dbd41771514e07df0546ad730bf43","observation_id":"140f2ef7-1212-4af5-a5cd-ed49ab448cf3","resolution":{"observed_at":"2026-08-07T12:01:40.620760Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:37.455539Z","title":"Evaluating the security of efpga-based redaction algorithms,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.455539Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:4be2279bd2adfce2bf3695e6fe07d48e142b3d4c077237948fac9eb5ce2ceedf","observation_id":"4a5dd148-4372-493c-a560-e5877e1cb2d1","resolution":{"observed_at":"2026-08-07T12:01:37.455539Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.606723Z","title":"CycSAT: SAT-based attack on cyclic logic encryptions,","venue":null,"work_id":"43d4e271-1d2b-47bc-8865-9d9ac6008fa1","year":2017},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.529309Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:fdd4bdacfb62bbf3103d198419e77542ef6b51673f12cb4d502b8b4ea26262da","observation_id":"39478826-f175-43e9-8c08-cb1b676afab0","resolution":{"observed_at":"2026-08-07T12:01:40.610180Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.595792Z","title":"Evaluating the robustness of large scale efpga-based hardware redaction,","venue":null,"work_id":"803d6bfc-7f55-4e99-9d5c-a1882346593c","year":2024},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.647016Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:cd25eef4c61d54958fc957590937393911f804c24ea4aefb3f45ceaa46a7044c","observation_id":"8ddd8958-59aa-4a5f-970c-9ce425b96730","resolution":{"observed_at":"2026-08-07T12:01:40.599698Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.584323Z","title":"FuncTeller: How well does eFPGA hide functionality?","venue":null,"work_id":"c8ccdc65-a163-44e4-8ce6-eb91ae515f9d","year":2023},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.726070Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:d0b60b4b5176d93d5333b1bbca4f38352974b922dba2e5c1dcceaa694487ff10","observation_id":"ecaf5b35-9696-4610-9cfa-a9b4106d792d","resolution":{"observed_at":"2026-08-07T12:01:40.588472Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.510654Z","title":"Mantis: Machine learning-based approximate modeling of redacted integrated circuits,","venue":null,"work_id":"5f08498a-2482-4da2-aaf5-ca240fe3f2ed","year":2023},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.800576Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:498752cfbddc519e5280846c1de1a8dd7b81e444037099d083130161a905231c","observation_id":"6a9c820e-05dc-4d1b-98cb-94182388242d","resolution":{"observed_at":"2026-08-07T12:01:40.572357Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.257781Z","title":"Thwarting all logic locking attacks: Dishonest oracle with truly random logic locking,","venue":null,"work_id":"6c99c055-0827-4f78-a8ef-2f8718e326d3","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.876628Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:c567e4dc7ea86a74a1b6661ffdf0cc1c87fdb51f4ee4cf22a85ae80e7178c7e4","observation_id":"ec17b681-6a9f-48e9-83f7-8e467a4c2706","resolution":{"observed_at":"2026-08-07T12:01:40.432187Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.176479Z","title":"Pyverilog: A python-based hardware design processing toolkit for verilog hdl,","venue":null,"work_id":"f33bf9ae-b796-4a03-bab4-dc84285a9f21","year":2015},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:37.955239Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:db3074c15eef33684d87025a94e9bfe77ee81d66a08180bf3db2379794c2f03d","observation_id":"e365a596-fa8b-4391-9ede-940f18aba49e","resolution":{"observed_at":"2026-08-07T12:01:40.200035Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:40.024026Z","title":"IcySAT: Improved SAT-based Attacks on Cyclic Locked Circuits,","venue":null,"work_id":"1cb5d6c1-9cf2-4e98-b6d8-ed8962858e2b","year":2019},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:38.051942Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:383e51a8d57b9dda037de0368779a1cda8f3c075e442891a79ec6f73988a3cb1","observation_id":"63c4021b-1573-4d6d-ae65-ab1545955911","resolution":{"observed_at":"2026-08-07T12:01:40.119200Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T12:01:39.814144Z","title":"ASSURE: RTL locking against an untrusted foundry,","venue":null,"work_id":"2ef7a38b-4d7f-4ecd-b8ce-935f5ece4abe","year":2021},"citing_paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T12:01:38.134195Z"},"links":{"citing_paper":"/paper/2506.00857"},"observation_digest":"sha256:79e6b92d95eed0306608312deed01ba5cf0d73585682b0f772ef313a95587fcd","observation_id":"f781f3df-1aef-4fc8-89b5-5a70e94aeaa1","resolution":{"observed_at":"2026-08-07T12:01:39.900963Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.00857","last_updated":"2025-06-01T06:35:40Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-07T11:54:13.546930Z","submitted_at":"2025-06-01T06:35:40Z","title":"ARIANNA: An Automatic Design Flow for Fabric Customization and eFPGA Redaction"},"reference_resolution":{"displayed":45,"state_counts":{"malformed_identifier":0,"metadata_mismatch":2,"parse_uncertain":0,"unresolved":3,"verified_exact":3,"verified_fuzzy":37},"total_outbound_references":45},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 45 of 45 outbound references and 0 inbound Pith citation observations for arXiv:2506.00857."}