{"as_of":"2026-08-08T05:49:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:3c31437d0bfbb9d1623d227d271df5deed5d5fb1ec8fbd42dc2293733ebac620","coverage":[{"denominator":21,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":21,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T11:06:54.984013Z","state":"measured"},{"denominator":21,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":21,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.03556/citation-record","integrity":"/paper/2506.03556/integrity","json":"/paper/2506.03556/citation-record.json","paper":"/paper/2506.03556"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:57.481094Z","title":"Farthest-point sampling for wafer-level variation modeling,","venue":null,"work_id":"cb4bf83c-05cb-46c5-a195-759849c8c830","year":2021},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.910546Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:d60bfc07f597b101dcdd562165b3781a8e9ae2e3e19e272c9652a6006960ba86","observation_id":"7b3eae5d-6cee-4789-972f-1202d9540a41","resolution":{"observed_at":"2026-08-07T11:06:57.571579Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:54.915427Z","title":null,"venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.915427Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:22a35f23aed06459851a403cafeeff50249be39bc0a88c319baffe29e53daadc","observation_id":"d199a42e-5c22-4c5b-b30d-7570e85717b1","resolution":{"observed_at":"2026-08-07T11:06:54.915427Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:57.300791Z","title":"Machine learning applications in semiconductor manufacturing: A review,","venue":null,"work_id":"390926f6-d954-4beb-bf2f-519dc611d5cf","year":2020},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.920378Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:f3c903b624c6082e15113da0503cfacd019d92c4770a3c5cf7a1ec2037ccd441","observation_id":"415ed707-2790-4528-af06-9b9b82015814","resolution":{"observed_at":"2026-08-07T11:06:57.392856Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:57.137442Z","title":"Optimizing test yield in semiconductor production through hybrid sampling techniques,","venue":null,"work_id":"85e3830f-347b-4e3f-8f1c-c33d4a6a4f84","year":2018},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.924504Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:8388f61243ca73308a89370312d0c14e546efb8e2a4f432f3d6071ba7657a16e","observation_id":"17f524f1-93c9-4db0-9520-fdad849f61b9","resolution":{"observed_at":"2026-08-07T11:06:57.216388Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:56.982550Z","title":"Advanced test strategies for semi- conductor wafer inspection using machine learning,","venue":null,"work_id":"774eeaf9-5890-4150-a107-e396233f6a1f","year":2019},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.928089Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:fd6bb93ef33469530f8a7a4235f76e67f95b0b8bb9fc5cbeb1b2a72fc4cbfc95","observation_id":"b0fc1ded-d67a-4723-ba31-882106a8c1f8","resolution":{"observed_at":"2026-08-07T11:06:57.056629Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:56.817151Z","title":"Uncertainty-driven sampling for efficient wafer testing,","venue":null,"work_id":"32657965-fd17-4488-af9d-1cedeb011e73","year":2021},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.932388Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:b1308507faa85e4f89b789ae458c96ea68aaf85514b3471c3fae879ea291fc9f","observation_id":"18926c6b-5bcb-4770-bd90-102b7ec3b8a6","resolution":{"observed_at":"2026-08-07T11:06:56.899075Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:56.688426Z","title":"Efficient wafer-level spatial variation modeling for multi-site rf IC testing,","venue":null,"work_id":"88e9efeb-0924-4c86-856a-dbf60cf23b76","year":2024},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.936290Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:4f121efa5e0f83d401ff13d6ba1e90b85efbbb5ec6b751b37c2128541befce69","observation_id":"2b39255c-4e4f-473b-9354-4accff5c6d70","resolution":{"observed_at":"2026-08-07T11:06:56.752847Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:56.594603Z","title":"Wafer-level variation modeling for multi-site RF IC testing via hier- archical gaussian process,","venue":null,"work_id":"489da33a-95d1-4195-ba78-736eb09538ff","year":2021},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.940502Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:b998069099162da652ae0950382b40a9ae6c571b312069aa4096ee13a7aa40a5","observation_id":"905246dd-7292-4e95-bb54-47ccd6e9d123","resolution":{"observed_at":"2026-08-07T11:06:56.647939Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:54.944043Z","title":null,"venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.944043Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:78e9e8b9f5ea285aaf6024b166508fe896aef1f80b703d19bc4236e97f2570e2","observation_id":"984fee52-3426-468c-95e7-23446d691890","resolution":{"observed_at":"2026-08-07T11:06:54.944043Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:56.360044Z","title":"A survey of spatial sampling techniques for industrial applications,","venue":null,"work_id":"65cbcc43-104e-4695-9358-c62cfd5eab16","year":2019},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.947414Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:7570ae10167fe2ebcdb36f96674dd88e09d534542268c6b837ab7ff487996741","observation_id":"4d99a61d-ab22-47e0-aefb-e6c2fcfafed6","resolution":{"observed_at":"2026-08-07T11:06:56.467510Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:56.135172Z","title":"Comparison of sampling techniques for RF test data in semiconductor manufacturing,","venue":null,"work_id":"9504bc99-8a26-4400-a298-b026f121d6bb","year":2021},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.950994Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:c231ba7841cdc9624486933804e5ca4eb1b166c0b4c2b483dd1b05d75adbb1cf","observation_id":"98ea751b-db25-40e7-9d1d-23865d18cbdc","resolution":{"observed_at":"2026-08-07T11:06:56.244776Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:55.925009Z","title":"Custom adaptive kernel strategies for gaussian process regression in wafer-level modeling and FPGA delay analysis,","venue":null,"work_id":"1f94b9af-fc90-4674-b639-a00f849c4c50","year":2025},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.954173Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:b217d17a819096a401904d92b754dffd2276e310cdb54b1fed08fd89a43a1c5b","observation_id":"a44bcaf5-97dc-49f6-b15e-497e1bf8d2e3","resolution":{"observed_at":"2026-08-07T11:06:56.020887Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:55.688010Z","title":"Efficient large-scale GPR via inducing-point sampling in spatial domains,","venue":null,"work_id":"3dd871a8-b264-4f5c-b561-3de18d4a2b93","year":2021},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.957631Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:20044bd98b1bf092969d34d66331b592320e7dcfc344565a3dfd912c532a4523","observation_id":"2204ca2a-dd90-4cf9-8781-df30526018b8","resolution":{"observed_at":"2026-08-07T11:06:55.831617Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:55.463025Z","title":"A stratified sampling strategy for semiconductor quality prediction,","venue":null,"work_id":"d62d8049-dda6-4b7a-9132-a97fdeb037e9","year":2018},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.961108Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:fc74401ecb04bd3d01828bf2d4c30994df1da5fa888b2a12f29845eb67c44f74","observation_id":"45b8291c-6ac8-45bf-a602-6a2111b380de","resolution":{"observed_at":"2026-08-07T11:06:55.567885Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:55.276698Z","title":"Spatial stratified sampling for environmental mon- itoring applied to wafer testing,","venue":null,"work_id":"87ee84f8-f3d4-4f62-bebf-5bdfbf158504","year":2020},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.964537Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:1ec593f6fea3ed89ac9e778694c10f373757e509d1f45539e2226ae13544e8b9","observation_id":"5a9fe78d-236a-43ce-82bf-4afcd4ac5b4e","resolution":{"observed_at":"2026-08-07T11:06:55.383768Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:55.211976Z","title":"Data clustering: 50 years beyond K-means,","venue":null,"work_id":"a8e1c8b5-7c00-41a8-9847-4d166d309556","year":2010},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.967675Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:f497a9048ad6318ad0d55a50bd089421219e8c327d2f267c2927da7e71a06fd2","observation_id":"5204abdd-da5d-4549-89e6-d4d5d59e2c1c","resolution":{"observed_at":"2026-08-07T11:06:55.222733Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:55.187122Z","title":"Adaptive sampling strategies for FPGA testing using deep gaussian processes,","venue":null,"work_id":"7820bdde-24cf-4167-adfc-b5f980f1328e","year":2021},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.970834Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:1735c8b647e646aa105d6e21f2e03cdec8a7d55b6f92fed656c65ceb67143964","observation_id":"3b1ad505-d6e5-4b32-b6dc-18b4c1137b34","resolution":{"observed_at":"2026-08-07T11:06:55.197772Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:55.164913Z","title":"Hybrid spatial-value sampling for process monitor- ing in IC fabrication,","venue":null,"work_id":"84744e91-e19c-4b97-88da-b995b698bf89","year":2021},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.974556Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:4a727d9041ce6d167734e7cbf3bb57710ae2b4f9636afee02f49c5e89fe9241e","observation_id":"425870f7-74fb-41cf-838b-5c6860d6c3e7","resolution":{"observed_at":"2026-08-07T11:06:55.173650Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:55.136374Z","title":"Distance-based clustering for sensor placement in wafer inspection,","venue":null,"work_id":"03fedab7-6b21-44fa-808f-6989601a47cc","year":2020},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.977851Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:8a444cf6024e9dbf614531eb667b2967f165985fcb9dcecef4d7e4a9e6e70a4d","observation_id":"dde725a4-78fb-4fca-a026-719b8a2a19b1","resolution":{"observed_at":"2026-08-07T11:06:55.146028Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:55.024908Z","title":"Graph-based sampling in gaussian process models for semiconductor reliability prediction,","venue":null,"work_id":"6e725722-1f13-4708-b131-216f4d75cab3","year":2021},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.980875Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:4df9b4c1efa083a10157e77a75765df91499948f90b2d0bd3d7dcd8fd3726c58","observation_id":"a14e913f-4590-4b69-987a-98fe4c733b4d","resolution":{"observed_at":"2026-08-07T11:06:55.030107Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:06:55.009246Z","title":"Active learning for spatial sampling in semicon- ductor testing,","venue":null,"work_id":"2c11a4e2-b1ee-440e-b113-926ffd8ce945","year":2021},"citing_paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T11:06:54.984013Z"},"links":{"citing_paper":"/paper/2506.03556"},"observation_digest":"sha256:54d4224f909d1daebacf36c6880afd2a9fbc0ec498b28584c911f703ab26f82b","observation_id":"19e7850f-0ed8-4595-8125-67c6c301f279","resolution":{"observed_at":"2026-08-07T11:06:55.016013Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.03556","last_updated":"2025-06-04T04:19:06Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-07T10:57:49.143496Z","submitted_at":"2025-06-04T04:19:06Z","title":"Optimizing FPGA and Wafer Test Coverage with Spatial Sampling and Machine Learning"},"reference_resolution":{"displayed":21,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":2,"verified_exact":0,"verified_fuzzy":19},"total_outbound_references":21},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 21 of 21 outbound references and 0 inbound Pith citation observations for arXiv:2506.03556."}