{"as_of":"2026-08-20T23:18:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:5653f305c3896b1eb6186f87874497d1acd65ca316a20dca424dbc37f4cffbdc","coverage":[{"denominator":38,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":38,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T10:45:07.115605Z","state":"measured"},{"denominator":39,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":39,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-20T06:33:59.587034+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-26T06:21:00.038218Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-04T12:39:49.537100Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"cited_work":{"arxiv_id":"2506.04544","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.04544","snapshot_observed_at":"2026-07-04T12:39:49.537100Z","title":"hdl2v: A code translation dataset for enhanced llm verilog generation.arXiv preprint arXiv:2506.04544, 2025","venue":null,"work_id":"6a1e8c60-8e95-4253-a506-0b3d8c8f6889","year":2025},"citing_paper":{"arxiv_id":"2606.23759","last_updated":"2026-06-22T09:15:40Z","snapshot_observed_at":"2026-08-16T14:22:09.610291Z","submitted_at":"2026-06-22T09:15:40Z","title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-06-26T06:21:00.038218Z"},"links":{"cited_paper":"/paper/2506.04544","citing_paper":"/paper/2606.23759"},"observation_digest":"sha256:3f687673f0f058c9574e2b518fa0c0cefe428bf8d4ad9b89839a5e77c67c1971","observation_id":"baa19c98-49e0-4433-af75-1180980c6846","resolution":{"observed_at":"2026-07-04T12:39:49.538738Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2506.04544/citation-record","integrity":"/paper/2506.04544/integrity","json":"/paper/2506.04544/citation-record.json","paper":"/paper/2506.04544"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.912812Z","title":"Available: https://repositorystats.com/","venue":null,"work_id":"49a4d05b-4176-4092-9c69-eeb7c81afdd9","year":null},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.017064Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:9830fb32f41af308189c08b248a122236e3fe0a42e3ef81cc84ddcf29a122065","observation_id":"b13cd2a7-9817-49db-8683-cb582181817c","resolution":{"observed_at":"2026-08-07T10:45:07.915413Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.020293Z","title":"Chipyard: Integrated design, simulation, and implementation framework for custom socs,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.020293Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:ac1603dca25a4c381803c2c62228e0366c708c4ec36cf83fcb985f171e1495d7","observation_id":"24784a71-f32e-4865-ac00-6a325547789d","resolution":{"observed_at":"2026-08-07T10:45:07.020293Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"8360.22285","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.792533Z","title":"Chisel: constructing hardware in a scala embedded language,","venue":null,"work_id":"b1e21513-4c14-47cb-8207-7844b214a6d0","year":2012},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.023290Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:e48d22b1863b0e6ac836c91e4233e530c5652b97641f6cbf8a740fd12c97a869","observation_id":"ca88885f-ee7d-4f83-a20b-928e3ca9b85d","resolution":{"observed_at":"2026-08-07T10:45:07.797184Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.026197Z","title":"Pyhdl-eval: An llm evaluation framework for hardware design using python- embedded dsls,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.026197Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:73ce16a138c417752fdeaec14c5d02fcce6537364e7b6134642208e60e2eea91","observation_id":"b35fb825-e8e6-422d-86b9-59fd61d1e933","resolution":{"observed_at":"2026-08-07T10:45:07.026197Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.899295Z","title":"Chip-chat: Chal- lenges and opportunities in conversational hardware design,","venue":null,"work_id":"07bf1841-7da4-4054-9dd6-a2930e8326f7","year":2023},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.029194Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:baf656bf3a6ac59479285c9116d85f257eb966741ba7c7af3696c63ba2660708","observation_id":"a5df8dba-cf3d-4664-beba-b0a41222a3cf","resolution":{"observed_at":"2026-08-07T10:45:07.901916Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.891989Z","title":"Language models are few-shot learners,","venue":null,"work_id":"66bdcbdf-defd-4df7-8c95-900aae816766","year":2020},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.031886Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:ea04132acd033c907ebfa1b3e4ae87f30161bd363941f647e833e81c1f56761d","observation_id":"62849954-11f0-4dca-8515-5c845d6672bd","resolution":{"observed_at":"2026-08-07T10:45:07.894548Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.034856Z","title":"Data is all you need: Finetuning llms for chip design via an automated design-data augmentation framework,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.034856Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:1541a8808aec6af823167b5dee8a0fb05f597b8317e932716066fee5ebbefecb","observation_id":"06344a0f-d2a2-4fc4-ab89-593e200ce800","resolution":{"observed_at":"2026-08-07T10:45:07.034856Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.037337Z","title":"Chipgpt: How far are we from natural language hardware design,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.037337Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:62bdb10b9c73d364a8f647b3b487d222eb0e6191de5af294be5e853ba8054079","observation_id":"a7507ef3-0267-4023-aa4a-c85beebf415d","resolution":{"observed_at":"2026-08-07T10:45:07.037337Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2107.03374","last_updated":"2021-07-14T17:16:02Z","snapshot_observed_at":"2026-08-20T20:50:23.483838Z","submitted_at":"2021-07-07T17:41:24Z","title":"Evaluating Large Language Models Trained on Code","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2107.03374","snapshot_observed_at":"2026-08-07T10:45:07.039666Z","title":"Evaluating large language models trained on code,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.039666Z"},"links":{"cited_paper":"/paper/2107.03374","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:0eecd3d983b78b058cabadf4b1aeadc0851f8d068b495d41f6f819f85b8d2055","observation_id":"e1021f92-669c-404d-91f3-e1650e0546ed","resolution":{"observed_at":"2026-08-07T10:45:07.039666Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"6536.36768","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.486220Z","title":"Origen: Enhancing rtl code generation with code-to-code augmentation and self-reflection,","venue":null,"work_id":"48dff384-4d9b-4d6f-b968-f838aadd46b5","year":2025},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.042295Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:1c72519723a1237dbe286cd386e9d922ab82a032c0f5b37e8cb6e2a893099014","observation_id":"402a4fbf-ade2-4b06-bfc5-cf3706179cbc","resolution":{"observed_at":"2026-08-07T10:45:07.492280Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.884078Z","title":"Myhdl: a python-based hardware description language,","venue":null,"work_id":"0b83bb74-e543-4eb1-9254-6f7dbee6f35e","year":2004},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.044849Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:f34b2ae900d0844cdd50b06d1e4d8aacc4ea4efe5b42d3eca07080924ee82ccf","observation_id":"553e8afc-30d9-45b2-924f-cf6d8fd23c9e","resolution":{"observed_at":"2026-08-07T10:45:07.886599Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.877097Z","title":"Doolittle, Sep 2015","venue":null,"work_id":"b3fa098d-abfc-4a29-8759-d744c520524e","year":2015},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.047210Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:d1b7b3c1660d1f28308cbc012b6e5ecfea6740410f874ead30c479c1fb9087f7","observation_id":"acfe6133-6ad3-4f2e-91f5-16fd1ce2a83d","resolution":{"observed_at":"2026-08-07T10:45:07.879427Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-19T22:51:41.722404Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-07T10:45:07.049695Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.049695Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:fdaf574f7c713aa6a135dd7f97177177c6b9dde99ccedcc00c883460099cfbbf","observation_id":"c87a8029-60ca-4c64-8309-b67ce53715d1","resolution":{"observed_at":"2026-08-07T10:45:07.049695Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.052362Z","title":"Autocomp: Llm-driven code optimization for tensor accelerators,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.052362Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:a0d3ec4e62e87b3db292ea368e87d213f33be3bcd9d43218b6eb83853f7302f6","observation_id":"447a4968-3068-4d0f-95ad-52152de604a3","resolution":{"observed_at":"2026-08-07T10:45:07.052362Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.869628Z","title":"Llm-aided compilation for tensor accelerators,","venue":null,"work_id":"89f191bf-ed04-4dfb-bca8-014780cff384","year":2024},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.055191Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:88b03150fcfb65d8626295b91638445f19a89f1dea52527ffbeda60cea77f7c5","observation_id":"8399930d-3b52-4e2c-af9a-8f47560519b1","resolution":{"observed_at":"2026-08-07T10:45:07.872431Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.057780Z","title":"Lora: Low-rank adaptation of large language models,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.057780Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:b8da61ebb7a23d2c55fb3deb5d5f490a709b050b5f3bddfbe2b4bc2fb9f8e459","observation_id":"38509538-e90a-4424-afde-2ef853d53150","resolution":{"observed_at":"2026-08-07T10:45:07.057780Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12186","last_updated":"2024-11-12T13:24:25Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2024-09-18T17:57:57Z","title":"Qwen2.5-Coder Technical Report","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12186","snapshot_observed_at":"2026-08-07T10:45:07.063043Z","title":"Qwen2.5-coder technical report,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.063043Z"},"links":{"cited_paper":"/paper/2409.12186","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:a64f8f6d11341088eae81cc71c6008f65fa3f28754ad97b3d7111cd825a3f07a","observation_id":"63f33a59-571e-42e6-a56d-28c69b26d544","resolution":{"observed_at":"2026-08-07T10:45:07.063043Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07974","last_updated":"2024-06-06T17:41:21Z","snapshot_observed_at":"2026-08-16T07:05:57.323612Z","submitted_at":"2024-03-12T17:58:04Z","title":"LiveCodeBench: Holistic and Contamination Free Evaluation of Large Language Models for Code","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07974","snapshot_observed_at":"2026-08-07T10:45:07.065589Z","title":"Livecodebench: Holistic and contamination free evaluation of large language models for code,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.065589Z"},"links":{"cited_paper":"/paper/2403.07974","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:6edea4658dde3c4691f20430d876d7e9a4ef9cba7b92a704d0e49037769a01a0","observation_id":"f8110baf-8fd2-47a1-9bfc-b9baf43cbe8b","resolution":{"observed_at":"2026-08-07T10:45:07.065589Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.857246Z","title":"Pymtl3: A python framework for open-source hardware modeling, generation, simulation, and verifi- cation,","venue":null,"work_id":"fb176b9c-bfe7-4ba4-8e0b-38cb88f11348","year":2020},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.068068Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:662d558ca837a72b502c1ba358867950bd8d6d565d57bbb22e18905ff69bab78","observation_id":"fb700fb9-ed2c-4838-add3-383647399b78","resolution":{"observed_at":"2026-08-07T10:45:07.859941Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2309.07544","last_updated":"2023-12-10T00:23:04Z","snapshot_observed_at":"2026-08-16T19:10:26.934221Z","submitted_at":"2023-09-14T09:15:34Z","title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2309.07544","snapshot_observed_at":"2026-08-07T10:45:07.070822Z","title":"Verilogeval: Evaluating large language models for verilog code generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.070822Z"},"links":{"cited_paper":"/paper/2309.07544","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:cc40cb85fb9bd5c754af1284cba8b9b2b33e69c42dc1a463b5dd92516cbc385b","observation_id":"da3d5ac3-c594-4904-8f3c-4f9c62f5a3f5","resolution":{"observed_at":"2026-08-07T10:45:07.070822Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-16T21:47:36.142329Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-07T10:45:07.073518Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.073518Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:1f23dc64fb870b80b6950378a5b6b414779296f315ab9f752f592a9fa4956838","observation_id":"1fc6efa9-c991-4468-8e0a-5fb11c1f3688","resolution":{"observed_at":"2026-08-07T10:45:07.073518Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.076033Z","title":"Rtllm: An open-source benchmark for design rtl generation with large language model,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.076033Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:f9edb1a672db582039addcae7ef56dfdfdbbf286524898f523299e0c961f5f07","observation_id":"eff65eed-7410-4b7a-b1c0-bf0760e50235","resolution":{"observed_at":"2026-08-07T10:45:07.076033Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.849524Z","title":"V2c – a verilog to c translator,","venue":null,"work_id":"6c66b38b-e8c5-4faa-95ad-0f1faca0eca7","year":2016},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.078231Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:0fb2b558fd9ca597ab79535d5c633704e49b0f1dedd5a16443f9c328effde9dc","observation_id":"2722971a-97d9-4e9d-bd06-d312e40aba32","resolution":{"observed_at":"2026-08-07T10:45:07.851911Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2203.13474","last_updated":"2023-02-27T21:26:48Z","snapshot_observed_at":"2026-08-13T14:36:56.609471Z","submitted_at":"2022-03-25T06:55:15Z","title":"CodeGen: An Open Large Language Model for Code with Multi-Turn Program Synthesis","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2203.13474","snapshot_observed_at":"2026-08-07T10:45:07.080493Z","title":"Codegen: An open large language model for code with multi-turn program synthesis,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.080493Z"},"links":{"cited_paper":"/paper/2203.13474","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:30782d7f0c22391b336ea2f8bb6386b171c1a8283f8c8f771e1839e6e1ca5845","observation_id":"5541fabd-2a7d-4e33-800d-83b530623e32","resolution":{"observed_at":"2026-08-07T10:45:07.080493Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.841922Z","title":"Gpt-4 technical report,","venue":null,"work_id":"466353ab-59ad-4c8e-95d0-40a963ed8764","year":2024},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.083105Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:2756133e38881cc1dfa804b8eec0fddded1628d7606b7244a52149f860855094","observation_id":"a3a3a270-3637-4de4-89fb-5324050b7060","resolution":{"observed_at":"2026-08-07T10:45:07.844483Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.834170Z","title":"Spinalhdl","venue":null,"work_id":"4159c689-4e38-47f3-9c95-81d8b9092f47","year":null},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.085994Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:4e0dee7201797f4b4c871124160eeb979c9465bb7c52d74b19eabceeef6342e8","observation_id":"c9cb879a-ef0f-4adb-ae19-96cf8fbad696","resolution":{"observed_at":"2026-08-07T10:45:07.836754Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2305.15334","last_updated":"2023-05-24T16:48:11Z","snapshot_observed_at":"2026-08-20T10:31:15.813764Z","submitted_at":"2023-05-24T16:48:11Z","title":"Gorilla: Large Language Model Connected with Massive APIs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2305.15334","snapshot_observed_at":"2026-08-07T10:45:07.088483Z","title":"Gorilla: Large language model connected with massive apis,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.088483Z"},"links":{"cited_paper":"/paper/2305.15334","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:c32337b94b9345195fd2a453d5f5e458b11aec80e9fa185f5965605ffbb174d3","observation_id":"f5fa7c2d-d08f-442e-b76b-c184b1e86334","resolution":{"observed_at":"2026-08-07T10:45:07.088483Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.091257Z","title":"Betterv: controlled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.091257Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:b99e411f70b91b798b825eaa16305151af6c6ef18caad4f667910c4754b5b138","observation_id":"e05f3689-f2a0-4b01-b136-c5c46f3f4040","resolution":{"observed_at":"2026-08-07T10:45:07.091257Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-08-16T21:53:20.535426Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-08-07T10:45:07.093846Z","title":"Revisiting verilogeval: A year of improvements in large-language models for hardware code generation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.093846Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:3aae9f6ca00b1df3ba1597a31c0736d9ebc3a2448ebaf2af3d49cc4da90c69cc","observation_id":"29da22fa-84f2-4fec-852f-6c326b303e99","resolution":{"observed_at":"2026-08-07T10:45:07.093846Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1910.02054","last_updated":"2020-05-13T06:45:15Z","snapshot_observed_at":"2026-07-06T08:27:00.558613Z","submitted_at":"2019-10-04T17:29:39Z","title":"ZeRO: Memory Optimizations Toward Training Trillion Parameter Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1910.02054","snapshot_observed_at":"2026-08-07T10:45:07.096434Z","title":"Zero: Memory optimizations toward training trillion parameter models,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.096434Z"},"links":{"cited_paper":"/paper/1910.02054","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:06a3bc40cb1991d2f42ae3d0602cfed1ed7a14b2295e85c427c9762f7ac60a5b","observation_id":"059cfd21-fc93-4c8e-bf17-aee0a01a2dc4","resolution":{"observed_at":"2026-08-07T10:45:07.096434Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.820336Z","title":"Benchmarking large language models for auto- mated verilog rtl code generation,","venue":null,"work_id":"32250855-3619-4ed6-b541-cf352a1d99fc","year":2023},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.099087Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:2a3184c548b6fe4aa6c7cf4554ced84fbdfcf43437c7a76c9b371da13e6a626c","observation_id":"56ff7103-2256-4bbb-9ad4-6fc589d2bf11","resolution":{"observed_at":"2026-08-07T10:45:07.823139Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.812048Z","title":"Icarus verilog: open-source verilog more than a year later,","venue":null,"work_id":"431b2e69-de88-48cd-8b13-e83c73417c37","year":2002},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.101458Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:2fbbc80419b029e9269bb772780c3444385c6fff9cf9bc59c0289c0c4df2de13","observation_id":"83c57438-1210-4204-9499-a6b7134a6dcd","resolution":{"observed_at":"2026-08-07T10:45:07.814958Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.04908","snapshot_observed_at":"2026-08-07T10:45:07.103704Z","title":"Haven: Hallucination-mitigated llm for verilog code generation aligned with hdl engineers,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.103704Z"},"links":{"cited_paper":"/paper/2501.04908","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:863ae54f42759d43481d91f00d9cc5aaed7eff2eaa2934c8bddb463c5443d968","observation_id":"8f369cf8-5964-4cfe-8658-6817eca83ec7","resolution":{"observed_at":"2026-08-07T10:45:07.103704Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.01320","last_updated":"2023-08-02T18:49:57Z","snapshot_observed_at":"2026-08-16T15:11:14.289525Z","submitted_at":"2023-08-02T18:49:57Z","title":"DeepSpeed-Chat: Easy, Fast and Affordable RLHF Training of ChatGPT-like Models at All Scales","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.01320","snapshot_observed_at":"2026-08-07T10:45:07.106711Z","title":"Deepspeed-chat: Easy, fast and affordable rlhf training of chatgpt-like models at all scales,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.106711Z"},"links":{"cited_paper":"/paper/2308.01320","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:be23c7e46877816499a4a85dcbdfa3d112cce20813a838b029686b5242234b94","observation_id":"97efdee9-ee8b-4ccc-bce1-73c6eaed10ff","resolution":{"observed_at":"2026-08-07T10:45:07.106711Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T10:45:07.803459Z","title":"Mg-verilog: Multi- grained dataset towards enhanced llm-assisted verilog generation,","venue":null,"work_id":"f6c9c481-1d80-4e49-9f67-c8547055276c","year":null},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.109391Z"},"links":{"citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:953823063432d699e69b4f0d9aea8a7031bf972fa239490046be4cf952308051","observation_id":"61ba81fd-9779-4056-85eb-54c2b7cd9ccb","resolution":{"observed_at":"2026-08-07T10:45:07.806322Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2412.07822","last_updated":"2024-12-10T21:53:55Z","snapshot_observed_at":"2026-08-18T10:36:03.059650Z","submitted_at":"2024-12-10T21:53:55Z","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.07822","snapshot_observed_at":"2026-08-07T10:45:07.115605Z","title":"Mage: A multi-agent engine for automated rtl code generation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.115605Z"},"links":{"cited_paper":"/paper/2412.07822","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:3f1205776cce4c0ea2ea275930cc5d3524ec3a3ea8219b170d3c461dffdb8721","observation_id":"93dc83e8-ed0d-4ebc-8aaa-ca4f8422cd79","resolution":{"observed_at":"2026-08-07T10:45:07.115605Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2106.09685","last_updated":"2021-10-16T18:40:34Z","snapshot_observed_at":"2026-08-20T11:47:17.477107Z","submitted_at":"2021-06-17T17:37:18Z","title":"LoRA: Low-Rank Adaptation of Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2106.09685","snapshot_observed_at":"2026-08-07T10:45:07.060469Z","title":"Available: https://arxiv.org/abs/2106.09685","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":2021,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.060469Z"},"links":{"cited_paper":"/paper/2106.09685","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:a85a343831b3ec5ea8fe28c3a892a6c1f2a04c6b521aaffef7784e3f842cf9c0","observation_id":"d7e26944-c394-4df0-a3c1-9413cf4805f0","resolution":{"observed_at":"2026-08-07T10:45:07.060469Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.01910","last_updated":"2024-07-03T15:15:20Z","snapshot_observed_at":"2026-08-16T13:37:54.705982Z","submitted_at":"2024-07-02T03:21:24Z","title":"MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.01910","snapshot_observed_at":"2026-08-07T10:45:07.112196Z","title":"Available: https://arxiv.org/abs/2407.01910","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.112196Z"},"links":{"cited_paper":"/paper/2407.01910","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:4628bfa664f7b9cfba78495e50399bdd1fc4add6161a5405849002378dfdde99","observation_id":"4ad2bf82-372a-4604-9876-94bfd7ac9336","resolution":{"observed_at":"2026-08-07T10:45:07.112196Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation"},"reference_resolution":{"displayed":38,"state_counts":{"malformed_identifier":0,"metadata_mismatch":2,"parse_uncertain":0,"unresolved":23,"verified_exact":0,"verified_fuzzy":13},"total_outbound_references":38},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"thesis":"As of 20 August 2026, this Paper Citation Record lists 38 of 38 outbound references and 1 inbound Pith citation observation for arXiv:2506.04544."}