{"as_of":"2026-08-08T10:41:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:2081e3b9f4040082faa6c9d06b3ec0e57016023eddca8b447d5f250937da6f34","coverage":[{"denominator":9,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":9,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T05:55:46.107957Z","state":"measured"},{"denominator":9,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":9,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.06693/citation-record","integrity":"/paper/2506.06693/integrity","json":"/paper/2506.06693/citation-record.json","paper":"/paper/2506.06693"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:55:46.227077Z","title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA,","venue":null,"work_id":"0f511e96-c4fe-4ce0-b36d-b57e73fdb8fc","year":2014},"citing_paper":{"arxiv_id":"2506.06693","last_updated":"2025-06-07T07:17:40Z","snapshot_observed_at":"2026-08-07T05:49:40.178345Z","submitted_at":"2025-06-07T07:17:40Z","title":"Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T05:55:46.077310Z"},"links":{"citing_paper":"/paper/2506.06693"},"observation_digest":"sha256:7dacce8f7d93e697a7bdfe5bba63091633b9930300645b6fdda7a278be419c3b","observation_id":"4bff99bd-0549-4ade-9bc8-d225e9b2b81c","resolution":{"observed_at":"2026-08-07T05:55:46.230857Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:55:46.216198Z","title":"Instruction Sets Should Be Free: The Case For RISC-V,","venue":null,"work_id":"96efd567-21e0-4147-a626-d3e1df70c487","year":2016},"citing_paper":{"arxiv_id":"2506.06693","last_updated":"2025-06-07T07:17:40Z","snapshot_observed_at":"2026-08-07T05:49:40.178345Z","submitted_at":"2025-06-07T07:17:40Z","title":"Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T05:55:46.081701Z"},"links":{"citing_paper":"/paper/2506.06693"},"observation_digest":"sha256:ae1e18b8948dea833a44119c13b9c110c02d59eb443fea649f4025a68f4a94d5","observation_id":"3c580e07-bb73-4d5d-a869-afbdea45dfbf","resolution":{"observed_at":"2026-08-07T05:55:46.219944Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:55:46.204065Z","title":"RISC-V Vector ISA Specification,","venue":null,"work_id":"cf055884-a895-4b2d-a618-0f14d0b165cc","year":2020},"citing_paper":{"arxiv_id":"2506.06693","last_updated":"2025-06-07T07:17:40Z","snapshot_observed_at":"2026-08-07T05:49:40.178345Z","submitted_at":"2025-06-07T07:17:40Z","title":"Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T05:55:46.085498Z"},"links":{"citing_paper":"/paper/2506.06693"},"observation_digest":"sha256:d96e32d410713888b0c65ab486d74403b5362d01a4aba2d9a9c3b7b798131f85","observation_id":"b9ed8bec-6f38-4a35-bcdc-7ac6294e585b","resolution":{"observed_at":"2026-08-07T05:55:46.208208Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:55:46.192283Z","title":null,"venue":null,"work_id":"5056e6c8-767e-4f09-9cfc-60adfb1383ec","year":2007},"citing_paper":{"arxiv_id":"2506.06693","last_updated":"2025-06-07T07:17:40Z","snapshot_observed_at":"2026-08-07T05:49:40.178345Z","submitted_at":"2025-06-07T07:17:40Z","title":"Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T05:55:46.089286Z"},"links":{"citing_paper":"/paper/2506.06693"},"observation_digest":"sha256:bbd50c300a6bd0a1e3f7ffb336992c3a5d52ed5366411ca98d56f08fc54ef23b","observation_id":"d516a278-ff7d-454d-b5fa-670702310aba","resolution":{"observed_at":"2026-08-07T05:55:46.196126Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:55:46.180487Z","title":"Mi-V Ecosystem and DSP Modules,","venue":null,"work_id":"4303358b-ecc7-4956-99d6-e1d416ddbad4","year":2020},"citing_paper":{"arxiv_id":"2506.06693","last_updated":"2025-06-07T07:17:40Z","snapshot_observed_at":"2026-08-07T05:49:40.178345Z","submitted_at":"2025-06-07T07:17:40Z","title":"Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T05:55:46.092838Z"},"links":{"citing_paper":"/paper/2506.06693"},"observation_digest":"sha256:29acd2d030522851cc9335d1cb96cd12f161c3db31ff977c7e98d97024a77c49","observation_id":"c3b375ec-bdee-4eb5-8876-ea53c0cdc661","resolution":{"observed_at":"2026-08-07T05:55:46.184094Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:55:46.169194Z","title":"Shakti Processor Project: Enabling Custom ISA Extensions,","venue":null,"work_id":"d5e51018-51f9-49ca-9cb3-36e0bddc6316","year":2019},"citing_paper":{"arxiv_id":"2506.06693","last_updated":"2025-06-07T07:17:40Z","snapshot_observed_at":"2026-08-07T05:49:40.178345Z","submitted_at":"2025-06-07T07:17:40Z","title":"Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T05:55:46.096603Z"},"links":{"citing_paper":"/paper/2506.06693"},"observation_digest":"sha256:391d47f80dd41ce5e2b93238636826f577e25ed208392b8312bb9594ef8dfcda","observation_id":"96d95e67-0554-4464-9c42-eeccd93fa224","resolution":{"observed_at":"2026-08-07T05:55:46.172900Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:55:46.157263Z","title":"PULP Platform for Ultra-Low-Power Deep Learning,","venue":null,"work_id":"0dd7306e-2017-420a-8dbe-db368f32ace2","year":2021},"citing_paper":{"arxiv_id":"2506.06693","last_updated":"2025-06-07T07:17:40Z","snapshot_observed_at":"2026-08-07T05:49:40.178345Z","submitted_at":"2025-06-07T07:17:40Z","title":"Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T05:55:46.100905Z"},"links":{"citing_paper":"/paper/2506.06693"},"observation_digest":"sha256:54d0015c25b4dd1ab2c61569d344ad645f2f8e498beea674ad4e5c28f1046659","observation_id":"3a478847-43b3-44a1-a6df-635515b0a8d4","resolution":{"observed_at":"2026-08-07T05:55:46.161017Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:55:46.145071Z","title":"1.1 Computing’s Energy Problem (and what we can do about it),","venue":null,"work_id":"e0e83724-bb4a-456c-9073-b3c3c0495898","year":2014},"citing_paper":{"arxiv_id":"2506.06693","last_updated":"2025-06-07T07:17:40Z","snapshot_observed_at":"2026-08-07T05:49:40.178345Z","submitted_at":"2025-06-07T07:17:40Z","title":"Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T05:55:46.104460Z"},"links":{"citing_paper":"/paper/2506.06693"},"observation_digest":"sha256:9a93f34c2d66b7d3a01b393a0cac98b22cf9ba9fbc5574147830d4441b05755d","observation_id":"37a8fe65-3a36-4f86-a7bd-ff10cf351643","resolution":{"observed_at":"2026-08-07T05:55:46.149632Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:55:46.132318Z","title":"CMSIS-DSP Software Library,","venue":null,"work_id":"450ad3b8-646b-4cdb-bffc-b9b0ad8c3838","year":2025},"citing_paper":{"arxiv_id":"2506.06693","last_updated":"2025-06-07T07:17:40Z","snapshot_observed_at":"2026-08-07T05:49:40.178345Z","submitted_at":"2025-06-07T07:17:40Z","title":"Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T05:55:46.107957Z"},"links":{"citing_paper":"/paper/2506.06693"},"observation_digest":"sha256:f6f42f433b115e09e3f55064a44f77e947500d14b4839a8c4b9a15abf9e6ab6e","observation_id":"c95cdb8d-8c6e-4ba8-bb52-3b4113eb3101","resolution":{"observed_at":"2026-08-07T05:55:46.136980Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.06693","last_updated":"2025-06-07T07:17:40Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T05:49:40.178345Z","submitted_at":"2025-06-07T07:17:40Z","title":"Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing"},"reference_resolution":{"displayed":9,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":1,"verified_exact":0,"verified_fuzzy":8},"total_outbound_references":9},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 9 of 9 outbound references and 0 inbound Pith citation observations for arXiv:2506.06693."}