{"as_of":"2026-08-08T05:09:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:e12d03e3ca4493d592a9c49146354c03c6ce9f27ea52bb4025ac6de02b890714","coverage":[{"denominator":23,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":23,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T05:40:11.287024Z","state":"measured"},{"denominator":23,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":23,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.07367/citation-record","integrity":"/paper/2506.07367/integrity","json":"/paper/2506.07367/citation-record.json","paper":"/paper/2506.07367"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:15.793019Z","title":"Fast inference of deep neural networks in FPGAs for particle physics,","venue":null,"work_id":"cf924bc7-fe46-47ff-a9ba-c2b37c41e5fa","year":2018},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:09.392368Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:72665e51825f313bcee23a6c4aca151242db832d5718e496eae6a4ec4bc4d2f6","observation_id":"f85dc97b-892e-4b8e-bf8f-dfcf1f683670","resolution":{"observed_at":"2026-08-07T05:40:15.795858Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:15.780394Z","title":"Efficient Acceleration of Deep Learning Inference on Resource-Constrained Edge Devices: A Review,","venue":null,"work_id":"0337ed66-560e-4ce4-a88e-cb75e56a4f4b","year":2023},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:09.430014Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:2e69b7adea68271a31c9c7521b62f0f7b3d6476130a89048df0e3d714a3ae6fd","observation_id":"7ec55ef6-0557-46ba-8cde-91cb9ad99eab","resolution":{"observed_at":"2026-08-07T05:40:15.784186Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:15.625650Z","title":"LogicNets: Co- Designed Neural Networks and Circuits for Extreme-Throughput Appli- cations,","venue":null,"work_id":"5f5aad97-46e0-4b30-9a76-80296b13cdbb","year":2020},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:09.463137Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:d1efcdfee6c3095bcb41d2035ec51131967251f4ec4ceb14f3b21c0b3cbe2385","observation_id":"148019d4-f49b-479f-9f49-3e1f2785ae80","resolution":{"observed_at":"2026-08-07T05:40:15.658682Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:15.400649Z","title":"PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference,","venue":null,"work_id":"d741e5a4-4612-4fa9-8d9a-23ae481697b3","year":2023},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:09.591565Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:23923d6619610d6dad5f26fa8e172790a9de1247f622103d96c7076e3c0d259d","observation_id":"356f5f2e-8f0b-4f82-a363-9f366777894e","resolution":{"observed_at":"2026-08-07T05:40:15.512740Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:15.268105Z","title":"FINN: A Framework for Fast, Scalable Binarized Neural Network Inference,","venue":null,"work_id":"8eb5f1e6-76b8-44ba-961b-c67ba7b25407","year":2017},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:09.682943Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:a1c0758d121ff4a8ff005a3035c9b112581e35c1ef04143335d4ef930b6281e5","observation_id":"7d47b952-cae3-460f-a143-dd2ab41099ba","resolution":{"observed_at":"2026-08-07T05:40:15.380444Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:14.932874Z","title":"LUTNet: Rethinking Inference in FPGA Soft Logic,","venue":null,"work_id":"566227d2-b4d7-4a28-8816-7e1f1920fed1","year":2019},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:09.758505Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:04128b83ae4ea1305d8a6a96f929144dd78f4dba5b3d39cdbba5808dfd7da7de","observation_id":"0f686828-ae03-4427-92db-9bc7be4d36ac","resolution":{"observed_at":"2026-08-07T05:40:15.104882Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:14.648209Z","title":"Energy-efficient, low-latency realization of neural networks through boolean logic minimization,","venue":null,"work_id":"dd59a0ad-6376-44e1-8f38-a41c5db55d8d","year":2019},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:09.814968Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:2f00e168596891a47355af92f2c5ea2b570b1e8ac5c418f6a152a75b73d51844","observation_id":"52cde8dd-f288-4ad0-a7f9-cec3b6190d7e","resolution":{"observed_at":"2026-08-07T05:40:14.769033Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:14.477520Z","title":"PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs","venue":null,"work_id":"8fdd626f-6493-4a75-a88e-8704f475b8db","year":null},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:09.886833Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:82bf8d30f70115e535c7cb52cdb71a7236dae217872b9407d482b5f69ccec465","observation_id":"067cd420-d2f2-4d5f-96cc-1ebd077612d3","resolution":{"observed_at":"2026-08-07T05:40:14.568353Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:14.231193Z","title":"NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions,","venue":null,"work_id":"4ce953bb-f911-46cb-b79f-fa097678635f","year":2024},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:09.975622Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:e3e6da3b329b95ee83144ab19fc782061dbea326397f2ff7660ecd69c7ff7010","observation_id":"ced50bfe-3abd-49db-8241-5c63f431f854","resolution":{"observed_at":"2026-08-07T05:40:14.342540Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:14.045276Z","title":"Greater than the Sum of its LUTs: Scaling Up LUT-based Neural Networks with AmigoLUT,","venue":null,"work_id":"aa45db9c-77bf-41d6-ace1-377984e90e81","year":2025},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:10.079739Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:319fbd557a52eff46de863f0a263087c74146257892e122e1e3f15d04904f53e","observation_id":"4fe114e0-8c42-41ad-b882-640e6fcabe63","resolution":{"observed_at":"2026-08-07T05:40:14.125480Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:13.927639Z","title":"A survey on ensemble learning,","venue":null,"work_id":"9b25a7c0-dd96-469c-8aa5-1fa3fa0586fe","year":2020},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:10.149740Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:0687bc08d0a4f5cf43e159baa2d23229132b6bb5eb9ab6f123edf29c7932f9a4","observation_id":"c61324cd-8281-4e60-b932-d37bf429572f","resolution":{"observed_at":"2026-08-07T05:40:13.987614Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:13.833480Z","title":"CompressedLUT: An Open Source Tool for Lossless Compression of Lookup Tables for Function Evaluation and Beyond,","venue":null,"work_id":"6d94fcc5-6c85-4a95-b885-83323f31d2d5","year":2024},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:10.217666Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:912f7a1d71f929c0a83188fa502d3caedfff39a766a6656c5f68927dd0a67832","observation_id":"c5ba3ec1-940c-4793-86f2-5575c4d0dc03","resolution":{"observed_at":"2026-08-07T05:40:13.904875Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:13.565011Z","title":"Re- ducedLUT: Table Decomposition with","venue":null,"work_id":"6150df51-7e58-40c7-9ef4-7c307eb3f45c","year":2024},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:10.319910Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:7af1aa59cfb9c41f6f71d0eee30418d81aa0fa26f691382976ef507a5c9dbd99","observation_id":"ef2f26e6-42a9-4a9f-96d0-708596d111c9","resolution":{"observed_at":"2026-08-07T05:40:13.708646Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:13.228555Z","title":"Deep Differen- tiable Logic Gate Networks,","venue":null,"work_id":"fb6e7df3-d74b-463b-b748-b7029091abef","year":2022},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:10.409930Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:38b2203ab941e2b109b6fe9805f397364e26b4ddb596207d26947ab683702a69","observation_id":"eedba745-aba6-4002-b91f-7d8b7a4afdd9","resolution":{"observed_at":"2026-08-07T05:40:13.349278Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:13.074775Z","title":"The Exact VC Dimension of the WiSARD n-Tuple Classifier,","venue":null,"work_id":"bdb8faf9-d1b9-4303-848e-f77307a1e655","year":2019},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:10.482302Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:2b7bbc266f62afc54f21f303fe2ac463de90607b53fae5d811ff9077e75d999a","observation_id":"d376377d-0045-46a5-9db6-f4a99908e4da","resolution":{"observed_at":"2026-08-07T05:40:13.165975Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:12.924912Z","title":"Differentiable Weightless Neural Networks,","venue":null,"work_id":"d6cf2825-63ce-423d-a58f-f148b1db8a94","year":2024},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:10.552468Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:09b494857c6bd675303872d83ad6fad407006ecda279999a8beb61438982dfd6","observation_id":"48d817e9-fd4f-49a5-9890-5de5c752b5d9","resolution":{"observed_at":"2026-08-07T05:40:12.992641Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:12.755105Z","title":"TreeLUT: An Efficient Alternative to Deep Neural Networks for Inference Acceleration Using Gradient Boosted Decision Trees,","venue":null,"work_id":"5da05122-e5fc-47fb-a91c-22e3acb9625b","year":2025},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:10.644911Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:e7d771ef85def37e6be70c1afa6e6a1e8bb666bc8ea897bcb8adc35c59789317","observation_id":"f126fee8-8856-4150-9576-8ef07138d573","resolution":{"observed_at":"2026-08-07T05:40:12.836833Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:12.579221Z","title":"The MNIST Database of Handwritten Digit Images for Machine Learning Research [Best of the Web],","venue":null,"work_id":"9e31978f-ff1d-41c8-9f94-79c1d9db08b6","year":2012},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:10.769875Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:7090f2d9bed71dca5a0f068c07da00d1cce47e9b6b9f69e701799f0485fc274f","observation_id":"2e513daa-3723-4220-a20b-1c9eb4514812","resolution":{"observed_at":"2026-08-07T05:40:12.663917Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:12.374231Z","title":"UNSW-NB15: A comprehensive data set for network intrusion detection systems (UNSW-NB15 network data set),","venue":null,"work_id":"58c8aa45-da3c-4e1b-b6b2-6465095b7775","year":2015},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:10.873113Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:36dc1d2d5ec2aa1df366b142b1457443b32bd7f7c28b3ba6bf49e71d0fa31389","observation_id":"03bb38d8-62ab-4a77-81be-b30b8014e0a4","resolution":{"observed_at":"2026-08-07T05:40:12.460979Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:12.194292Z","title":"Codesign-NAS: Automatic FPGA/CNN Codesign Using Neural Architecture Search,","venue":null,"work_id":"7057f954-4658-4802-bd1a-66f06620ee4e","year":2020},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:11.020174Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:3372763e1dfa5e2c853510be308fcdd50b1bc7d2f39849cd199f6c78b0f8a759","observation_id":"8f03bba4-cb7d-4cbe-acdd-57ef9f4ca4c8","resolution":{"observed_at":"2026-08-07T05:40:12.282592Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:12.006013Z","title":"DeepSeek- R1: Incentivizing Reasoning Capability in LLMs via Reinforcement Learning,","venue":null,"work_id":"81897fd6-f2c7-461e-9d3a-1baf0565d88c","year":2025},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:11.092385Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:1fdef51e99247101abd588a5a92db9854571b3327dadecf0192d663fc375436a","observation_id":"4a3aaa46-5950-4290-9637-ab332f5aa96e","resolution":{"observed_at":"2026-08-07T05:40:12.091067Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:11.711150Z","title":"Microscal- ing Data Formats for Deep Learning,","venue":null,"work_id":"65b72f76-f6d1-401e-9ac3-347f0cacb9af","year":2023},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:11.154792Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:89a6f3426ede19a2ebb55a9ba66eef3cf080edda0da34892e1d234e76e1f5eac","observation_id":"f6ac0cb3-23a9-46d8-89f7-ebdc05cf4d2a","resolution":{"observed_at":"2026-08-07T05:40:11.869065Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:40:11.444464Z","title":"Explor- ing FPGA designs for MX and beyond,","venue":null,"work_id":"779708d0-a6e0-4a8d-b0a0-87db4a053b84","year":2024},"citing_paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T05:40:11.287024Z"},"links":{"citing_paper":"/paper/2506.07367"},"observation_digest":"sha256:5af384d09223064aeed44471d4d10d556b0cf0bb66d6c4cb6cac6f5075bb6691","observation_id":"abbf7a52-338a-4bd4-bf57-11526342ee8e","resolution":{"observed_at":"2026-08-07T05:40:11.544885Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.07367","last_updated":"2025-06-09T02:33:38Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T05:33:16.620442Z","submitted_at":"2025-06-09T02:33:38Z","title":"A Survey on LUT-based Deep Neural Networks Implemented in FPGAs"},"reference_resolution":{"displayed":23,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":23},"total_outbound_references":23},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 23 of 23 outbound references and 0 inbound Pith citation observations for arXiv:2506.07367."}