{"as_of":"2026-08-08T15:47:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:39c0f875e31f2a081180f9dc4d24e7c90abf4a794770f751a3738e9e798fb76b","coverage":[{"denominator":4,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T05:25:38.266449Z","state":"measured"},{"denominator":4,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":4,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.07873/citation-record","integrity":"/paper/2506.07873/integrity","json":"/paper/2506.07873/citation-record.json","paper":"/paper/2506.07873"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:25:38.255154Z","title":"Efficient Parallelization of 5G- PUSCH on a Scalable RISC-V Many-Core Processor","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.07873","last_updated":"2025-06-09T15:41:24Z","snapshot_observed_at":"2026-08-07T05:20:52.670470Z","submitted_at":"2025-06-09T15:41:24Z","title":"Towards a Base-Station-on-Chip: RISC-V Hardware Acceleration for wireless communication","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T05:25:38.255154Z"},"links":{"citing_paper":"/paper/2506.07873"},"observation_digest":"sha256:4362d56d8caecd3f7e129ae7b58a45dd86014f2bafe5e718f8ed5fc4df522bde","observation_id":"28db9943-4a02-4da0-9fe2-94241955e993","resolution":{"observed_at":"2026-08-07T05:25:38.255154Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:25:38.259085Z","title":"5G Channel Estimation Kernels on RISC-V Vector Digital Signal Processors","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.07873","last_updated":"2025-06-09T15:41:24Z","snapshot_observed_at":"2026-08-07T05:20:52.670470Z","submitted_at":"2025-06-09T15:41:24Z","title":"Towards a Base-Station-on-Chip: RISC-V Hardware Acceleration for wireless communication","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T05:25:38.259085Z"},"links":{"citing_paper":"/paper/2506.07873"},"observation_digest":"sha256:995d878c46887960685ade81035a8de23351046ad50fa9421b4fbbde96c138e3","observation_id":"b239d670-5e3c-4eea-99fe-964537977c4d","resolution":{"observed_at":"2026-08-07T05:25:38.259085Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08882","last_updated":"2024-08-04T13:25:56Z","snapshot_observed_at":"2026-07-06T19:01:41.274385Z","submitted_at":"2024-08-04T13:25:56Z","title":"A 1024 RV-Cores Shared-L1 Cluster with High Bandwidth Memory Link for Low-Latency 6G-SDR","version":1},"cited_work":{"arxiv_id":"2408.08882","doi":null,"metadata_source":"pith","pith_arxiv_id":"2408.08882","snapshot_observed_at":"2026-08-07T05:25:38.307806Z","title":"A 1024 RV-Cores Shared-L1 Cluster with High Bandwidth Memory Link for Low-Latency 6G-SDR","venue":"cs.DC","work_id":"efdf5ddf-3439-43da-9f6f-4a4845d28e45","year":2024},"citing_paper":{"arxiv_id":"2506.07873","last_updated":"2025-06-09T15:41:24Z","snapshot_observed_at":"2026-08-07T05:20:52.670470Z","submitted_at":"2025-06-09T15:41:24Z","title":"Towards a Base-Station-on-Chip: RISC-V Hardware Acceleration for wireless communication","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T05:25:38.262584Z"},"links":{"cited_paper":"/paper/2408.08882","citing_paper":"/paper/2506.07873"},"observation_digest":"sha256:cc2aaed0176c5d31b98e5b03c0f39fbb46172ac104b5f1c5123769f0cb48d031","observation_id":"cbe35f41-6045-4459-99a2-1c91a91af63e","resolution":{"observed_at":"2026-08-07T05:25:38.311736Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.3390/electronics7090180","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:25:38.291574Z","title":"Hardware Acceleration for RLNC: A Case Study Based on the Xtensa Processor with the Tensilica Instruction-Set Extension","venue":null,"work_id":"2ee6714f-d9d8-4364-91de-27dfbc1138a8","year":2018},"citing_paper":{"arxiv_id":"2506.07873","last_updated":"2025-06-09T15:41:24Z","snapshot_observed_at":"2026-08-07T05:20:52.670470Z","submitted_at":"2025-06-09T15:41:24Z","title":"Towards a Base-Station-on-Chip: RISC-V Hardware Acceleration for wireless communication","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T05:25:38.266449Z"},"links":{"citing_paper":"/paper/2506.07873"},"observation_digest":"sha256:c4eb432ce8001eee333831196fc46a86b015b7cca024821f71ee54845de51288","observation_id":"9c14ce81-5da0-4000-85ce-1a9bda13674d","resolution":{"observed_at":"2026-08-07T05:25:38.296875Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.07873","last_updated":"2025-06-09T15:41:24Z","latest_version":1,"primary_category":"eess.SP","snapshot_observed_at":"2026-08-07T05:20:52.670470Z","submitted_at":"2025-06-09T15:41:24Z","title":"Towards a Base-Station-on-Chip: RISC-V Hardware Acceleration for wireless communication"},"reference_resolution":{"displayed":4,"state_counts":{"malformed_identifier":1,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":1,"verified_exact":2,"verified_fuzzy":0},"total_outbound_references":4},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 4 of 4 outbound references and 0 inbound Pith citation observations for arXiv:2506.07873."}