{"as_of":"2026-08-17T20:13:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f0ac14e390f63bf125ebb1ad3acd5f3b21f63db1c05598857c07690168ec0077","coverage":[{"denominator":67,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":67,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T04:44:44.914531Z","state":"measured"},{"denominator":67,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":67,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-17T06:30:58.91139+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.09758/citation-record","integrity":"/paper/2506.09758/integrity","json":"/paper/2506.09758/citation-record.json","paper":"/paper/2506.09758"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:36.885206Z","title":null,"venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:36.885206Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:9b258ac21a6ea1343f67d28778fe7c42e71732f48194e889b3508e5ed0acfff5","observation_id":"60145548-cd79-478f-9cfb-5213eebe9620","resolution":{"observed_at":"2026-08-07T04:44:36.885206Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:52.253540Z","title":null,"venue":null,"work_id":"c51e983a-2919-46b4-8ab4-e400f989b9fa","year":2024},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:36.999248Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:923f9e5584a7868d4844b13a5bd90b89e21e17fdf9b47b3f56028642aaae137c","observation_id":"ae35bfdf-f525-4d42-8b7b-cb2119600afc","resolution":{"observed_at":"2026-08-07T04:44:52.310075Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2980.31029","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:49.596199Z","title":null,"venue":null,"work_id":"084a5e2a-4119-4814-aeb9-1ebcc6decf44","year":2017},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:37.148464Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:1cfb1eeb112603f5d54d78a76984208f1818a724416231542061bb1c4bf6f8e4","observation_id":"937ede51-364f-4ee2-8be4-cedfb89a969d","resolution":{"observed_at":"2026-08-07T04:44:49.635116Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:52.082355Z","title":null,"venue":null,"work_id":"3e86d728-ce8d-4ffe-964b-5787d15f2f1a","year":null},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:37.251620Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:a4dbdf98e08c122fccb95060f2b842afde88e6ebe54ee7f8bd3a5d62be355dcb","observation_id":"bc6f80ab-577a-4adc-8e20-9e8c9d179f26","resolution":{"observed_at":"2026-08-07T04:44:52.138973Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"5602.36130","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:49.326154Z","title":"Bensoussan, C","venue":null,"work_id":"d5133e06-09d4-42ff-9827-0c30f9ce3c24","year":1972},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:37.531417Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:3cf2c0b5ae547f20b2da29dda194c4bcf8d9943cb251fda0dabea15088ac8002","observation_id":"ca3dc133-a013-4d9d-9c94-0d344c74efb7","resolution":{"observed_at":"2026-08-07T04:44:49.398804Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:37.664948Z","title":"2019.CCIX Base Specification Revision 1.0a Version 1.0 for Evaluation","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:37.664948Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:2148b9b7f4ca2c09939d33aa056731bc33ba642a707722c1bda21e89c6487a3f","observation_id":"c623a2e8-52d4-4b46-8365-78885bace8e9","resolution":{"observed_at":"2026-08-07T04:44:37.664948Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"4038.28540","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:49.174876Z","title":null,"venue":null,"work_id":"1b78d4f3-5b5e-4c27-a0ce-f80f007637a0","year":2016},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:37.788208Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:3eadf3e5558bbbaea4b86ab6b9b0a10a74e23f18f280f54e9a27114d87c59a11","observation_id":"056baceb-af40-4164-a19f-5e7b35b34845","resolution":{"observed_at":"2026-08-07T04:44:49.223698Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:51.877868Z","title":null,"venue":null,"work_id":"52dce991-5d4a-4db6-8b1c-e044aeb0a14c","year":2006},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:37.930093Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:e272852838a9bf2637824b4d0615e1f29a8105f0fb931c486cbbe220ed43c7a5","observation_id":"6c160cc4-9a47-430c-994a-8ba1c0bff4d5","resolution":{"observed_at":"2026-08-07T04:44:51.968779Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.14778/3538598","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:45.546017Z","title":null,"venue":null,"work_id":"9e08709d-5dbd-44c6-901a-e50f17782310","year":2022},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:38.182268Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:db78a8ab316eae632a8bea96c19c451f99f1ab2da14c4457908b4c9a408728cd","observation_id":"6162a1e6-0541-42e8-a6d1-1b84a9b28ebd","resolution":{"observed_at":"2026-08-07T04:44:45.609641Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"1589.28686","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:48.900030Z","title":"Chilimbi and James R","venue":null,"work_id":"4c3647ca-5032-4eb4-ae30-41237f518c7b","year":1998},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:38.267275Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:398b33e1bd2b0da3d03a7c18855c3c921e12a45aa00543b7330b7fa8ee290946","observation_id":"db8d7912-b9ca-4cf0-90a5-2f2ee984485e","resolution":{"observed_at":"2026-08-07T04:44:48.927075Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:38.383513Z","title":null,"venue":null,"work_id":null,"year":1999},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:38.383513Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:b233cbb1ab052a655966ecbbf76d4438ecc03a965222ca3f21a55f1a7aa15d19","observation_id":"188b3e8f-1bea-463d-847a-f032c3e187ea","resolution":{"observed_at":"2026-08-07T04:44:38.383513Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:38.542191Z","title":"Awasthi, Emmanuel S","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:38.542191Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:c2d828cd12e418ab4b42542ec27e38f23c9b47c593ff21b443f6d4b7e98a0d25","observation_id":"e5782491-abf3-4709-a137-bb22a48144dc","resolution":{"observed_at":"2026-08-07T04:44:38.542191Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:38.646978Z","title":null,"venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:38.646978Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:1ef8fb1b9202936b4523f11e1fb8870ec0f3e81e7f2d74a05e6c9177f7836810","observation_id":"8d1181b3-b355-42ee-b4de-1b05eb143ce7","resolution":{"observed_at":"2026-08-07T04:44:38.646978Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:38.747568Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:38.747568Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:54c6312facf827c2bf6f131f9582d04aa1a3a8d6e4fd3be8695db35dafca4932","observation_id":"a8ca5bd0-712e-4ef5-b116-1b8a21e30a25","resolution":{"observed_at":"2026-08-07T04:44:38.747568Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:51.698329Z","title":"2023.Compute Ex- press Link Specification Revision 3.1","venue":null,"work_id":"1455bfcd-8014-4e88-81b6-d42986a50bf9","year":2023},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:38.909565Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:f4eb92bea091ba5d57aa28fcd9508c7cebaa0bfc2efa9cafeb9979981c409bcc","observation_id":"e68d6ee8-2cdf-402c-bfdd-d543aaa3440f","resolution":{"observed_at":"2026-08-07T04:44:51.775234Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"8529.48536","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:48.622180Z","title":null,"venue":null,"work_id":"dabeddf3-6b71-442a-bef7-b93febd8731d","year":1988},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:39.044871Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:6ade0ceceff691e7b3fb462a62573da644841ef8a67878112c543154c2af465e","observation_id":"734aeb9e-f0b8-4f25-9e27-f74a510aad74","resolution":{"observed_at":"2026-08-07T04:44:48.651967Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"1969.22257","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:48.401280Z","title":null,"venue":null,"work_id":"e98b0987-5f2d-44f6-9b7d-b951b90073ab","year":1969},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:39.142940Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:64db2a92f37148e950e84e74e7fa80082054db4fc339698f1b974944caceee43","observation_id":"55c0f1fe-39f1-4016-a718-8d596b708dfe","resolution":{"observed_at":"2026-08-07T04:44:48.457357Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:39.406511Z","title":null,"venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:39.406511Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:04426b4e5c1a7feead9c253fab3de380d921f7e2877bb28a1c653c9cf17bdf17","observation_id":"af97e631-8d60-4de7-bceb-06d8c44f8975","resolution":{"observed_at":"2026-08-07T04:44:39.406511Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:39.527906Z","title":"2019.The Processing-in-Memory Paradigm: Mechanisms to Enable Adoption","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:39.527906Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:d256fed715679556539362fbef2361052a0fe5b56d884b0b7b2849a9eb0d7beb","observation_id":"8283c46c-7237-424e-9794-fe2a64ff2394","resolution":{"observed_at":"2026-08-07T04:44:39.527906Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:39.646130Z","title":"Oliveira, and Onur Mutlu","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:39.646130Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:624b3ea2b1c442730e1764bdb631393f9def6a2d1ec812b083a915b27ce19a7b","observation_id":"8fd4f8a9-5578-4b3a-a693-1a03275d8ca3","resolution":{"observed_at":"2026-08-07T04:44:39.646130Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:39.775540Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:39.775540Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:e9d8b7ec5d2cb7f1a1bfb7fe41df37de5f44d9380c4388ff044af3855f35c270","observation_id":"cb42b24a-2ca3-4d98-94f1-48dc1f8efb19","resolution":{"observed_at":"2026-08-07T04:44:39.775540Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:39.900668Z","title":"Malladi, Andrew Chang, and Yuan Xie","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:39.900668Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:6d655e44209d31d0359971c976a92bb816e53fbea8174442de5123ea6b52973e","observation_id":"20074e8d-57cd-439f-b736-20e33190f665","resolution":{"observed_at":"2026-08-07T04:44:39.900668Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:51.522823Z","title":null,"venue":null,"work_id":"d0720398-6a7b-4922-8342-007ef22b2b8f","year":2024},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:40.170327Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:6c15ae481e28b6da392b051dec351d1c9eec5b517d45e45dcf8c66544362b1ad","observation_id":"407f68a1-4b81-4678-bd1a-03590f43bb97","resolution":{"observed_at":"2026-08-07T04:44:51.570319Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:51.368583Z","title":"1964.IBM System/360 Principles of Operation","venue":null,"work_id":"cd84057a-46fc-4950-9cd5-4e02b444d056","year":1964},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:40.306557Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:9c8b620fd54910bc38c00d4c2779a3bf80eaddf455373aeac13e8d74ac7acc70","observation_id":"f4341832-9489-48d4-ac89-6ca7111ce45b","resolution":{"observed_at":"2026-08-07T04:44:51.418100Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:51.258869Z","title":null,"venue":null,"work_id":"d787ca22-91c7-4814-8f60-c404e82be5f0","year":1969},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:40.420311Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:34b37e834c39679c76bc1903ed9570e3a75d897d2597cc529de4f116c6c322a5","observation_id":"602d0f2b-0ee8-434b-8e59-056b3667f262","resolution":{"observed_at":"2026-08-07T04:44:51.292108Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:51.129863Z","title":null,"venue":null,"work_id":"d31ed30b-572a-44b7-a38c-a7ec726bb483","year":2023},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:40.559863Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:3343fda41f76e96d25304dd69e8902079a26edf83d0be993c76dc77f6dc36a86","observation_id":"8158e72b-c917-49b0-a713-065ab666b217","resolution":{"observed_at":"2026-08-07T04:44:51.191996Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:40.670149Z","title":"Yoon, Jeong-Uk Kang, Sangyeun Cho, Daniel D","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:40.670149Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:324115a01d890bdc48cf84c22f67cc4e383cd62b35064401fec2dc7bc98e2137","observation_id":"eb662c95-a6a2-476c-a695-9dd4d28b37ea","resolution":{"observed_at":"2026-08-07T04:44:40.670149Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:40.812046Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:40.812046Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:0c964ed34308286eaa49c6fd23dcd3c168c750009ffe27c3203a80d5309813a4","observation_id":"b1b0f627-b6ef-43c6-aca2-f079bccb77d8","resolution":{"observed_at":"2026-08-07T04:44:40.812046Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2106.07102","last_updated":"2021-06-13T22:35:38Z","snapshot_observed_at":"2026-08-16T18:17:28.302581Z","submitted_at":"2021-06-13T22:35:38Z","title":"Farview: Disaggregated Memory with Operator Off-loading for Database Engines","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2106.07102","snapshot_observed_at":"2026-08-07T04:44:40.960600Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:40.960600Z"},"links":{"cited_paper":"/paper/2106.07102","citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:fc5f17e399f86a6d61e125bcc3066fee916a7b00aecd60ebc76b572b50653784","observation_id":"d771ae62-95b5-4bf5-a614-bf7614eeb443","resolution":{"observed_at":"2026-08-07T04:44:40.960600Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"9645.31396","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:47.794814Z","title":"Rossbach, and Emmett Witchel","venue":null,"work_id":"0e1a4af0-46f3-4f9b-97b6-a0a88df4f724","year":2017},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:41.070534Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:b7541341ab1c7c822fa840cdaf5cc7c82b6cae8cba8f8f177f22177f8e301ac5","observation_id":"cdfaef6c-8bd2-4bcd-b857-cfa66f6a7000","resolution":{"observed_at":"2026-08-07T04:44:47.857832Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:50.990939Z","title":null,"venue":null,"work_id":"e705783e-a66f-49af-81b2-795460abd366","year":2003},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:41.166802Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:3bf56d81216d965fa79230e54b3fd4c3ffe36f183dd1e70f5c857c3b27007868","observation_id":"ddf7bdfd-eb66-47d0-9b65-c42f07506fe1","resolution":{"observed_at":"2026-08-07T04:44:51.070071Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:41.280229Z","title":"Berger, Lisa Hsu, Daniel Ernst, Pantea Zar- doshti, Stanko Novakovic, Monish Shah, Samir Rajadnya, Scott Lee, Ishwar Agarwal, Mark D","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:41.280229Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:88215f328abfbb71a928a2f9fed060759339e4b10bb1a10e574de8fe4091f85d","observation_id":"8a94b8e7-3a7a-42f8-967a-445c41a56800","resolution":{"observed_at":"2026-08-07T04:44:41.280229Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:41.404116Z","title":"Berger, Marie Nguyen, Xun Jian, Sam H","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:41.404116Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:c7af1a1c648a543f7d3b6f651b9deef160777dfc24784d8e460874a3da32bb18","observation_id":"6ffe92a0-6292-4085-b3f6-9098bc1c7e92","resolution":{"observed_at":"2026-08-07T04:44:41.404116Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:50.863563Z","title":null,"venue":null,"work_id":"d39e5ca4-3b86-4a28-8222-c47c58c64203","year":null},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:41.509064Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:6908ba2f208f1d6bad02620d375b82c2ed25639aa2aec838a272d449b667af7e","observation_id":"27643992-4399-4a8d-8bda-fa077d985640","resolution":{"observed_at":"2026-08-07T04:44:50.937890Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:41.703380Z","title":null,"venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:41.703380Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:c0641bd8daacd537752ccd6299972163d709db31c422bb12d59051d5b2ca20c5","observation_id":"7f2151ce-267e-48f6-99a7-bbf45c1fbefb","resolution":{"observed_at":"2026-08-07T04:44:41.703380Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:41.840386Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:41.840386Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:7e896889669a7a9d8ed884b6a034ab6c8508c321f23198539304328d7a281f2d","observation_id":"2909f51d-3dce-4ddc-9965-eb0f0818b281","resolution":{"observed_at":"2026-08-07T04:44:41.840386Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:50.722543Z","title":"2024.Marvell Structera A 2504 Memory-Expansion Con- troller","venue":null,"work_id":"1c794283-0e31-4f7e-ad72-1118dbc58bba","year":2024},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:42.009223Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:5782ffafcf752226cca654df253d16b3df29808611aa5d533e9cd9a1ac443d83","observation_id":"67acec26-64fe-4774-86b1-8180dc2d0b7b","resolution":{"observed_at":"2026-08-07T04:44:50.798254Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:50.596349Z","title":null,"venue":null,"work_id":"a3fdcc1d-10f1-4e85-9779-e79e80f9eff4","year":null},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:42.105809Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:30463d885565e35bddc351b9f746edce33ae4275f35a2831d7d56ccdec0fc81e","observation_id":"a39b3a1f-d899-4804-9c0c-ff70ebfe6f2b","resolution":{"observed_at":"2026-08-07T04:44:50.642476Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/mm.2020","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:45.356829Z","title":"August, Hyoun Kyu Cho, Svilen Kanev, Christos Kozyrakis, Trivikram Krishnamurthy, Heiner Litz, Tipp Moseley, and Parthasarathy Ranganathan","venue":null,"work_id":"23a8a7b4-439d-4ebb-ae6a-87299e6c9dbe","year":2020},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:42.240230Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:3383fe5217f428029585aa153ac38513c1fa87cd7db376132d2b78f3ff80af3c","observation_id":"f9cc31c6-2f33-4161-a1e5-d8361242ea07","resolution":{"observed_at":"2026-08-07T04:44:45.430241Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1147/sj.32.0165","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":null,"venue":"IBM Systems Journal","work_id":"e218cf57-71fe-473d-87e3-da98c1c0715e","year":1964},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:42.382078Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:b78d84047a8da153d03d7984f60e4e3091d086fc766da765131398dc5dea4e16","observation_id":"b3986982-7796-4eeb-b15a-bc6ae9388c0a","resolution":{"observed_at":"2026-08-07T04:44:45.273372Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:50.490175Z","title":"1999.The PageRank Citation Ranking: Bringing Order to the Web","venue":null,"work_id":"28951d67-e707-4ef3-9e50-34e4058f26c2","year":1999},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:42.499518Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:604c880b4bf3af638a0b5201a8c91962046a690b86103f56dd1dd3e803921b62","observation_id":"af1cbe32-16a8-41b0-b4d3-46912c3bcb12","resolution":{"observed_at":"2026-08-07T04:44:50.538357Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:42.585770Z","title":"Gopinath","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:42.585770Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:82d722bb1f8496371a7cc1fcd5bb00bf66d42ceda8233dcc4fd15a7b1b8c040e","observation_id":"fdacafa1-4a8d-40bc-bc9e-9736555a2758","resolution":{"observed_at":"2026-08-07T04:44:42.585770Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:42.676673Z","title":"Loh, and Abhishek Bhattacharjee","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:42.676673Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:d310505f12dce8e92479038ee0016d7b4e19a09853e319173fb53296dd098061","observation_id":"66388ab1-4b6b-4939-9fdf-94a461ba8830","resolution":{"observed_at":"2026-08-07T04:44:42.676673Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:42.921300Z","title":"2023.CCKit: FPGA Acceleration in Symmetric Coherent Heterogeneous Platforms","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:42.921300Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:0076edc66a1630bd4b6f72130fde34017e82ac2f45217d3f4702467ed371292a","observation_id":"7f9be425-643d-4e1b-b05b-df676c1dc93d","resolution":{"observed_at":"2026-08-07T04:44:42.921300Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:50.373403Z","title":null,"venue":null,"work_id":"b744ebab-b74e-4ff1-ac6b-da586b0b3819","year":2024},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:43.070819Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:06119dbb6bd0bcde4dc8c00543ce2c96f1e3be88efe5d6835490c3ba7a859982","observation_id":"b233dbf5-3126-4c1a-beca-83a1114f34c4","resolution":{"observed_at":"2026-08-07T04:44:50.397015Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.08141","last_updated":"2025-04-24T08:39:13Z","snapshot_observed_at":"2026-08-17T15:05:40.217267Z","submitted_at":"2024-09-12T15:34:23Z","title":"Rethinking Programmed I/O for Fast Devices, Cheap Cores, and Coherent Interconnects","version":3},"cited_work":{"arxiv_id":"2409.08141","doi":"10.48550/arxiv.2409.08141","metadata_source":"pith","pith_arxiv_id":"2409.08141","snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Rethinking Programmed I/O for Fast Devices, Cheap Cores, and Coherent Interconnects","venue":"cs.AR","work_id":"2af63b23-3bbb-43f2-be8b-e70eb721fad9","year":2024},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:43.167362Z"},"links":{"cited_paper":"/paper/2409.08141","citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:ddf23e0bce11098f62fd345b4b8c607e0ff16f68f44ce76644177532cdcdc1ca","observation_id":"08d2fe62-5a94-4208-98bf-6a8d00cf8dec","resolution":{"observed_at":"2026-08-07T04:44:45.093112Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:43.266333Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:43.266333Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:d3b9cc819bb820551cd8cf90c1c8172ce814e2179541a307ecb33b290aca6908","observation_id":"1a150dfa-b2df-4cf7-a7ae-731c1a4996b4","resolution":{"observed_at":"2026-08-07T04:44:43.266333Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2002.10035","last_updated":"2020-07-30T17:58:14Z","snapshot_observed_at":"2026-08-15T12:06:23.330135Z","submitted_at":"2020-02-24T01:57:57Z","title":"Improving the Linkage Construction with Echelon-Ferrers for Constant-Dimension Codes","version":3},"cited_work":{"arxiv_id":"2002.10035","doi":null,"metadata_source":"pith","pith_arxiv_id":"2002.10035","snapshot_observed_at":"2026-08-07T04:44:47.053351Z","title":"Improving the Linkage Construction with Echelon-Ferrers for Constant-Dimension Codes","venue":"cs.IT","work_id":"a65ec5f5-626b-40e0-b5d2-7cef5e2670d5","year":2020},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:43.390981Z"},"links":{"cited_paper":"/paper/2002.10035","citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:bb6f37794a72e89d5cf74603d676d3a2898a77e5e6b4bc863a327642f41147fd","observation_id":"90887483-48ee-4c90-9093-f9ab8a40ac48","resolution":{"observed_at":"2026-08-07T04:44:47.142604Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"6641.37119","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:46.848538Z","title":null,"venue":null,"work_id":"929c4c78-6a2d-4f71-a44f-eef9aaef2894","year":2025},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:43.514262Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:c51b72200aa19025d933b8c2ba9ed608eeb90d04439625e506cc23d46690a44e","observation_id":"56b7ba5c-872c-4c75-9329-12ac10f35422","resolution":{"observed_at":"2026-08-07T04:44:46.924071Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:43.600029Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:43.600029Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:ff5b0b1f5767fd243d288963f2108ff3228c744a153d13e53d049b07cf6ce95a","observation_id":"b1d67e36-047d-4e23-ba3f-535221cce868","resolution":{"observed_at":"2026-08-07T04:44:43.600029Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:43.699796Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:43.699796Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:0a6a41002cbf9b13d96df6f93b7cb32b7a63c706c83cb6cf0f885cb08f5c9ac8","observation_id":"009a5c03-ae89-4df2-bd02-35466fc66eca","resolution":{"observed_at":"2026-08-07T04:44:43.699796Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:43.846636Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:43.846636Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:f39df04708eb66cd0b7f9e5cee7f8ba2617cde74a375bc3e95fa555670b50354","observation_id":"d2862a0e-d59a-46f6-8cbb-98de66b8af71","resolution":{"observed_at":"2026-08-07T04:44:43.846636Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:50.127919Z","title":null,"venue":null,"work_id":"89fb68a1-81ed-4a84-95e1-950a46629dbb","year":2013},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:43.946224Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:ced24b4f474a18799eb63abcf91ccfa7eeb703753ba789e3e1efadecafcdbead","observation_id":"e15cad8c-abed-4105-9bf8-242e5845de31","resolution":{"observed_at":"2026-08-07T04:44:50.269423Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:44.082851Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:44.082851Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:8c3989a086e7dc1496fa37590bf09ebfad386d310d515c4f4e84b74bdd6cb52b","observation_id":"96da72e3-c9a3-435c-98d3-44a6b7d9bcde","resolution":{"observed_at":"2026-08-07T04:44:44.082851Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2967.27329","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:46.423430Z","title":null,"venue":null,"work_id":"ad8cf604-48b9-457f-b368-a7916788111c","year":2014},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:44.184350Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:d870848b16728cc6f4360bb60e219201770722c16b43328c8c940e230ce454cc","observation_id":"ef729113-d532-42fc-b31d-5c7b46d5b555","resolution":{"observed_at":"2026-08-07T04:44:46.478988Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:49.908701Z","title":null,"venue":null,"work_id":"0a7315bd-27d3-46b2-bc88-40fa5538c8b2","year":2025},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:44.310239Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:cfccdcf5abb3047ecb594635455b68c71394f5e9f8fb453e2f5ccd9b26f93aeb","observation_id":"8e7b71b4-ffc9-4541-9404-7fd8ca7f8e15","resolution":{"observed_at":"2026-08-07T04:44:50.004736Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"5231.33524","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:46.225115Z","title":null,"venue":null,"work_id":"92cdfc43-d5d7-425f-8b33-426ec9fc440b","year":2000},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:44.433947Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:0bd61a2c1a184bdde31e3c0631af275df6e77264f5c6fb08e99aac19721e18fa","observation_id":"2c904d65-ac84-4831-a727-2ffa990dd623","resolution":{"observed_at":"2026-08-07T04:44:46.307846Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"8066.20480","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:45.986882Z","title":"Blackburn, Daniel Frampton, Jennifer B","venue":null,"work_id":"caa41cc3-fc42-427f-89a6-d812d72fc411","year":2011},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:44.537709Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:3b7e9116313f0d7f38f96ab66a0747e70662ecb8495374013492952e6aa48183","observation_id":"1ce105e7-aa61-49d5-805e-d68b13abf1fc","resolution":{"observed_at":"2026-08-07T04:44:46.060364Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:44.616089Z","title":null,"venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:44.616089Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:1ce30c0432110f78189b507bb0a86d555c4e6cbf05bce5f4057c829879128d43","observation_id":"abca6b47-b041-42aa-a249-16951e79b54a","resolution":{"observed_at":"2026-08-07T04:44:44.616089Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:44.701901Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:44.701901Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:cf4df5954cae5603b363899c1a33e7a8e7984d11bd2123acadc0adea0a6105d0","observation_id":"fa550e49-196a-42bd-9c55-e666ba0127ff","resolution":{"observed_at":"2026-08-07T04:44:44.701901Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:49.741318Z","title":"Berger, Carl Waldspurger, Ryan Wee, Ishwar Agarwal, Rajat Agarwal, Frank Hady, Karthik Kumar, Mark D","venue":null,"work_id":"7345ab35-f0d7-4372-874b-f577bda67ee2","year":2024},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:44.821706Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:0c4cea44199fb3a273c3d855b71ade7821ca5fed3beabb09eb995d8d4a20b705","observation_id":"b357f760-f491-4b4d-96e7-715b0cb557c9","resolution":{"observed_at":"2026-08-07T04:44:49.823025Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:44.914531Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:44.914531Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:a355829929a8e2ca0dfcd7c3760d02acae8140c3042746ac3aa82a080a9785de","observation_id":"44bc15a6-598f-4f73-8f8c-25698ebc8303","resolution":{"observed_at":"2026-08-07T04:44:44.914531Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"3981.11340","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:49.025168Z","title":null,"venue":null,"work_id":"74522bb1-e6fe-45aa-8144-5fb588a879a7","year":null},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":340,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:38.047206Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:992dc209e6ba5cc51a443bdc4ac448330c4013e4562c4cef6fb820f89721cf33","observation_id":"772f0c4f-3ede-46f1-bd74-918dc28affd5","resolution":{"observed_at":"2026-08-07T04:44:49.056546Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"0772.28307","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:47.291867Z","title":"InProceedings of the 48th International Symposium on Microarchitecture (MICRO-48)","venue":null,"work_id":"16678711-8a10-40e5-8230-34e63187d4d4","year":null},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":2015,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:42.806895Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:a652b22fe163de86d65cf01fdaf7799e75a526727cec56f4f4a61666ba6bfcde","observation_id":"460d7326-701b-4c74-923e-fc7ad9d11f61","resolution":{"observed_at":"2026-08-07T04:44:47.368641Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:41.625782Z","title":"InProceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS ’20)","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":2020,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:41.625782Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:37a36d6217364c921f86f7a066595c501e1ddf4cc380e93e397768b684594329","observation_id":"3a1cd7ab-0af6-4e4d-a185-62cf12221b0e","resolution":{"observed_at":"2026-08-07T04:44:41.625782Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:40.037639Z","title":"In2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":2022,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:40.037639Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:de11ba8aa6715ddf9ed572ce7fc11101e0c523b96d34060cf96681c5a64d2e66","observation_id":"fb2a262e-1622-4ac6-a79f-5be075aaafaa","resolution":{"observed_at":"2026-08-07T04:44:40.037639Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:44:37.406024Z","title":"InProceedings of the 19th International Workshop on Data Management on New Hardware (DaMoN ’23)","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:37.406024Z"},"links":{"citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:d6cb780b6ddb371c4c961fad73cd2cd6bf4f1d06cb3068305866ef3d5cf1df55","observation_id":"613cf68f-277e-45fc-9f97-88fd839588d4","resolution":{"observed_at":"2026-08-07T04:44:37.406024Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","latest_version":2,"primary_category":"cs.OS","snapshot_observed_at":"2026-08-16T10:09:39.433123Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems"},"reference_resolution":{"displayed":67,"state_counts":{"malformed_identifier":2,"metadata_mismatch":13,"parse_uncertain":0,"unresolved":42,"verified_exact":5,"verified_fuzzy":5},"total_outbound_references":67},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"thesis":"As of 17 August 2026, this Paper Citation Record lists 67 of 67 outbound references and 0 inbound Pith citation observations for arXiv:2506.09758."}