{"as_of":"2026-08-23T17:52:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:20229fbea72c11018e21467ca456ee17820547e3d7d2652d5edeeb1c7ec13b48","coverage":[{"denominator":60,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":60,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T04:15:36.203576Z","state":"measured"},{"denominator":60,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":60,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-23T06:30:58.430688+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.11287/citation-record","integrity":"/paper/2506.11287/integrity","json":"/paper/2506.11287/citation-record.json","paper":"/paper/2506.11287"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.923736Z","title":null,"venue":null,"work_id":"43a49d69-af88-479c-84c5-5ecbbf183b01","year":2025},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:31.822291Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:aa50e118e742af3dd916e48d7f48592e394c7dad30c17113c351eaa0cd1f6ef9","observation_id":"05fba693-e929-4af2-8eb5-0a381d37eca0","resolution":{"observed_at":"2026-08-07T04:15:41.926580Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.914887Z","title":"Xilinx, 2006","venue":null,"work_id":"7c1f3db0-62f8-46dc-b269-9f3edbf701f1","year":2006},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:31.868144Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:ab713a910d28627b1f60a4506d0234681c159c13b3fbd8bf9d1eca7a6388cbd9","observation_id":"9e5a5245-34f1-4e39-82fd-0c84c1347b2d","resolution":{"observed_at":"2026-08-07T04:15:41.917532Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.906028Z","title":"VESA, 2000","venue":null,"work_id":"31ec8894-1cca-46d7-8b13-38077a5740a7","year":2000},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:31.955845Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:c19ca0ea73173e6824e2d5d70f6bdd3f5ac5666e21a081be9350c5ca25d91711","observation_id":"2f2843a2-8103-49cb-8d77-4ce9c437eea6","resolution":{"observed_at":"2026-08-07T04:15:41.908772Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.896188Z","title":"Chapman, *Rotary Encoder Interface for Spartan-3E Starter Kit*","venue":null,"work_id":"a3f8dcf5-a593-4a4d-b9db-06da7b0867c2","year":2006},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.044861Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:86a0ab4acd87a88c003889907110e1c9c6eea709dc7c33542143bfa1a6a89629","observation_id":"f5051cc2-d711-44b0-b170-2900b475653b","resolution":{"observed_at":"2026-08-07T04:15:41.899665Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.886562Z","title":null,"venue":null,"work_id":"7d2b8308-c5ef-47e8-af84-dda0b8df913b","year":2021},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.131859Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:71d6107ddd182b1417e0cbc25ec1c7016e7574beb196f3d2e83a330dd0101120","observation_id":"ca793c2c-5436-4e21-8138-662172557433","resolution":{"observed_at":"2026-08-07T04:15:41.889549Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.876696Z","title":null,"venue":null,"work_id":"355ded40-fdc6-45a1-82bd-0a1be665f0ff","year":2016},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.224734Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:ff7762dd51b0780e079bda8fefb741fb3420a48ffa2bc8f0805572eab76fe526","observation_id":"0507ed22-cd4c-4405-aaa0-796b4b42d3cc","resolution":{"observed_at":"2026-08-07T04:15:41.879500Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.867845Z","title":null,"venue":null,"work_id":"04e73813-d660-49d9-9df3-fc283e874de9","year":2020},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.308750Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:95522b5dfaa1cebbe7a0458d1ae810092f74d7dfe96a0c35cb78b12056fef8b1","observation_id":"7e128b83-bd0b-4b70-89e4-bdf70f79f4ba","resolution":{"observed_at":"2026-08-07T04:15:41.870665Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.858787Z","title":null,"venue":null,"work_id":"57d2e80a-cfae-40e5-8ead-d3cc0248555a","year":2015},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.397306Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:da759cc39d3e544e1ba47212938e05912b24f30fa2b01448ab57dfc6c4b65063","observation_id":"77cc6fde-af2e-4272-b18b-a58816bcb4a8","resolution":{"observed_at":"2026-08-07T04:15:41.861983Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.849485Z","title":null,"venue":null,"work_id":"fa052b97-d5c3-44f4-b760-532ea99194ad","year":2003},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.484960Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:9f72411ee39602eeabaa64b1ad5c3e6565317b5f2ccaa76a66b67604451f4302","observation_id":"a5949632-2b34-45d7-9123-99fbbe9944db","resolution":{"observed_at":"2026-08-07T04:15:41.852538Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:32.551157Z","title":"Analysis of Single-Chip Hardware Support for Mobile and Embedded Applications,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.551157Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:fe564bddf3393e8ee0c06a62b8ccb056b659efc0f26174e25d64cae665c4ed65","observation_id":"c489572a-1cc9-452c-b0b7-4e4e87fcdb7c","resolution":{"observed_at":"2026-08-07T04:15:32.551157Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:32.593030Z","title":"Analysis of Computation Models and Application Characteristics Suitable for Reconfigurable FPGAs","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.593030Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:f99e1b7577d0832156b128ddb86cbd419e5363498629c3886a64a4803b8890ff","observation_id":"c24f2b25-5d34-44df-8516-33be7e85f821","resolution":{"observed_at":"2026-08-07T04:15:32.593030Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:32.625156Z","title":"Optimized Hardware Accelerators for Data Mining Applications on Embedded Platform: Case Study Principal Component Analysis,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.625156Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:038ff9cb48bfb0950c554c263f1e6becca54c0af8de242dc4c896e8ed8ccc02b","observation_id":"4d097397-b3df-4acc-9682-e31c6b7c768e","resolution":{"observed_at":"2026-08-07T04:15:32.625156Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.821183Z","title":"Embedded Hardware Solution for Principal Component Analysis,","venue":null,"work_id":"4ed5e953-cb17-40d7-aaad-e3c2b0e14d9e","year":2011},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.665388Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:6b9699c24dac52c3dbd93145fd76d1341548459f64ce12d74dc4be23a762cb9a","observation_id":"dfaf97aa-cbd7-4009-b6a9-dafa9824a342","resolution":{"observed_at":"2026-08-07T04:15:41.824149Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.812195Z","title":"Hardware Acceleration for Similarity Computations of Feature Vectors,","venue":null,"work_id":"6e9f21c9-ff70-44bc-98c4-dc767a2f2dfe","year":2008},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.779411Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:55bffa6401226299ed2c7bff9ee7dc28de61d0d72ba08695b076d88919bfb2a2","observation_id":"bca9dccf-493f-4b20-9aa3-9b15edd0dbce","resolution":{"observed_at":"2026-08-07T04:15:41.815081Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.801798Z","title":"On-Chip Hardware Support for Similarity Measures,","venue":null,"work_id":"226ea58c-12c1-46c0-b775-6818adabc292","year":2007},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.865044Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:acfc9eb3ae586c49592bf7b77e7110858cee334f939b977b1d7e84a2853456be","observation_id":"4a0a12be-aac5-4130-8f4e-48dab0a7a50f","resolution":{"observed_at":"2026-08-07T04:15:41.805791Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.792630Z","title":"An Investigation of Chip-Level Hardware Support for Web Mining,","venue":null,"work_id":"66fcc640-6306-4350-b4d5-dcc86ddd50bd","year":2007},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:32.933769Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:64012198a7c0d53203241206a213083305e7156c2398fa691dd6c7a0e0ace3ad","observation_id":"e74462b3-9fcb-4ceb-8e76-5ea1050e74fb","resolution":{"observed_at":"2026-08-07T04:15:41.795802Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.783512Z","title":"A Hardware Collective Intelligent Agent","venue":null,"work_id":"6fe2cb18-bc40-4c5d-9ca8-52d60ece3d4c","year":2013},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.013148Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:08e734d6e957451d207f13ece09c33f884c12ab310c286749d54ccee92de4883","observation_id":"7785e939-5085-4e07-a6f2-fa24db3334d8","resolution":{"observed_at":"2026-08-07T04:15:41.786689Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.773284Z","title":"Optimizing Density-Based Ant Colony Stream Clustering Using FPGA-Based Hardware Accelerator","venue":null,"work_id":"a0e428df-107f-4d3c-89a9-5836fa833ec9","year":2023},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.099259Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:cf34fd9029f91e43da7f3e666956a83824995904cbb4b98a722320d3161958a4","observation_id":"d9a70370-891a-426d-b799-c872755de9e4","resolution":{"observed_at":"2026-08-07T04:15:41.776977Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.763506Z","title":"Chip-Level and Reconfigurable Hardware for Data Mining Applications,","venue":null,"work_id":"8e643b8d-f98d-4486-a116-fcd625873c7b","year":2012},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.188788Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:b22981ead1fe6bfec46bcddf125b288cacbef08cf7a063df3b0108bcd24869d0","observation_id":"52b344ee-e722-41c6-8c29-ed5a7ec0c052","resolution":{"observed_at":"2026-08-07T04:15:41.766678Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.754743Z","title":"Optimized Embedded and Reconfigurable Hardware Architectures and Techniques for Data Mining Applications on Mobile Devices","venue":null,"work_id":"50c20ce5-5272-49b6-bed7-55e87929ad4a","year":2018},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.272935Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:7688a8f165f15e87293ea23cd4d84bf32af1bbf684a61467e76400f9e7b91a73","observation_id":"0358f30f-d99f-4d69-aa03-aa35e0f58724","resolution":{"observed_at":"2026-08-07T04:15:41.757652Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.745579Z","title":"Optimizing Density-Based Ant Colony Stream Clustering Using FPGAs","venue":null,"work_id":"457a7b8a-4248-458d-863b-469037faef68","year":2022},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.338604Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:6a6533fd7ed201620117a2441cc1626f36307f6aa76d0ca4f536e5a5eaa3e1d2","observation_id":"e5c7bba7-a514-4a95-b13b-64be3383debf","resolution":{"observed_at":"2026-08-07T04:15:41.748977Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.736375Z","title":"Efficient Embedded Architectures for Model Predictive Controller for Battery Cell Management in Electric Vehicles","venue":null,"work_id":"be31a172-8f80-4d39-bb68-f22f13014cd4","year":2018},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.413228Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:07fd778932937dca0623277184edac97b3cef0f23694d6a0268d4f4e94ce33af","observation_id":"0c6ad440-9e3c-46d9-8c01-6747a4e4fa52","resolution":{"observed_at":"2026-08-07T04:15:41.739682Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.727031Z","title":"An Optimized FPGA-Based Hardware Accelerator for Physics- Based EKF for Battery Cell Management","venue":null,"work_id":"375a090e-2678-4eea-bcd1-6c41b2ce7a00","year":2020},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.474503Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:e718310547f109bba57d2eaa21b17f14d343bbf65b935f42ab709bde02cac410","observation_id":"79d4592a-ffcc-4de0-8429-46f2beb872c5","resolution":{"observed_at":"2026-08-07T04:15:41.730152Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:33.540682Z","title":"Towards Composing Efficient FPGA-Based Hardware Accelerators for Physics-Based Model Predictive Control Smart Sensor for HEV Battery Cell Management","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.540682Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:12c7c27caf5415e874f3355507e20cddb30cbcbee8e68a6ec06dd66643613074","observation_id":"6885ac91-ec83-4acb-ace0-ad25afc77851","resolution":{"observed_at":"2026-08-07T04:15:33.540682Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.711030Z","title":"Composing Optimized Embedded Software Architectures for Physics -Based EKF-MPC Smart Sensor for Li-Ion Battery Cell Management","venue":null,"work_id":"ad91c235-d50e-4332-af73-0af04d93deb6","year":2022},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.630406Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:fd414e602131c5a8d75d9e030c6bb13707d6909b2c28a77005ca2db0c906d74a","observation_id":"40534036-8d68-4533-bf00-097996e77f81","resolution":{"observed_at":"2026-08-07T04:15:41.714445Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.701426Z","title":"Optimized Embedded Architectures for Model Predictive Control Algorithms for Battery Cell Management Systems in Electric Vehicles","venue":null,"work_id":"bc50bc22-901c-4347-87d2-71c87b946241","year":2020},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.700674Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:c0e1d7ef673e7c9c9f467c34578d25af73e012437e56da4d84ae5865a1a7ac3e","observation_id":"2cd5db2d-a483-45ba-a49c-9961e823c6f6","resolution":{"observed_at":"2026-08-07T04:15:41.704698Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.594842Z","title":"An FPGA-Based Linear Kalmann Filter for a Two-Phase Buck Converter Application","venue":null,"work_id":"881c818b-f5f3-417d-90e0-c77c92b631c2","year":2024},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.764340Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:5523acf491f727a4f566c714851a86c847133ea1eec4b3bf3307c0421d02a915","observation_id":"3dc0e47f-bb84-4f77-b659-2efffadfb27b","resolution":{"observed_at":"2026-08-07T04:15:41.694545Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:33.832822Z","title":"Efficient FPGA-Based Reconfigurable Accelerators for SIMON Cryptographic Algorithm on Embedded Platforms","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.832822Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:955b0f604d687cfe8b5e6b487d24c069643c390bf00ad757fe0fe527bc200ac8","observation_id":"4945ff7e-2060-413f-8218-dbcf483f0372","resolution":{"observed_at":"2026-08-07T04:15:33.832822Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.378907Z","title":"Towards Dynamic and Partial Reconfigurable Hardware Architectures for Cryptographic Algorithms on Embedded Devices","venue":null,"work_id":"fcdd47ab-6028-4fd9-a472-2ca07526df10","year":2020},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.898040Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:032d705f4c8bf82d3c3e4a67c77039f358ac76f0f4b18f17107a8465ce8f1803","observation_id":"72d4530f-fede-478a-80cb-3f9404b06806","resolution":{"observed_at":"2026-08-07T04:15:41.516952Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:41.065485Z","title":"Dynamic Reconfigurable Architectures to Improve Performance and Scalability of Cryptosystems on Embedded Systems","venue":null,"work_id":"7a0ed228-a283-430b-897e-62ab7b1c3c92","year":2021},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:33.965572Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:3de9731b8d2c0e99887afa5891c499bab8a900e7fa9ce4bf1afd9891f38dfb2e","observation_id":"aef21e62-34c5-4ebd-99f3-9144d7365446","resolution":{"observed_at":"2026-08-07T04:15:41.219535Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:34.033357Z","title":"An FPGA-Based Hardware Accelerator for K-Nearest Neighbor Classification for Machine Learning on Mobile Devices","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.033357Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:605bee07187d12017b21de8b9ac3a94f13f97c67ea4aa8c6a50dbfcee0b1f1ee","observation_id":"9dcda70a-c470-4ada-b12f-4bd50fc48490","resolution":{"observed_at":"2026-08-07T04:15:34.033357Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:40.805127Z","title":"An Efficient FPGA-Based Hardware Accelerator for Convex Optimization- Based SVM Classifier for Machine Learning on Embedded Platforms","venue":null,"work_id":"9e5a55ad-0dcc-4620-ac16-31cf424ab212","year":2021},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.124275Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:8deb88283a223c6c19ffcbcdc4a0b36d18efdf3cbe8c46acf092097663e908e1","observation_id":"ce37aae0-dadf-45bb-8760-f2da06c64410","resolution":{"observed_at":"2026-08-07T04:15:40.910152Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:40.692863Z","title":"A Systolic Array Architecture for SVM Classifier for Machine Learning on Embedded Devices","venue":null,"work_id":"706f3da6-29e3-41f8-8214-53e7326dc85d","year":2023},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.165117Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:3a01ec99150a3a5d9a53a789dd1dda8a8aaa467a29ba3fdf109a2127c5786ef8","observation_id":"31593337-139c-4b0e-87cd-48f9d16e722f","resolution":{"observed_at":"2026-08-07T04:15:40.713665Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:34.216346Z","title":"FPGA-based Hardware Accelerator for Bottleneck Residual Blocks of MobileNetV2 Convolutional Neural Networks","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.216346Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:56ad50c52b88de21c63b6a31bbf2ebab05f649dbe5a83ed7328506d93be2143b","observation_id":"0aa8919e-bf95-4008-b62f-5b6dc5a3f19c","resolution":{"observed_at":"2026-08-07T04:15:34.216346Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:40.526225Z","title":"An FPGA-Based Hardware Accelerator for K-Nearest Neighbor Classification for Machine Learning","venue":null,"work_id":"0ea5a661-4401-4e42-83ce-9f7baeb3b63d","year":2017},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.277146Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:8da5d4ce49b4cd5c4c5f760c6bdeaacd54d46dd8ef4b457d437ee4a4eab3de7c","observation_id":"b4f0832d-ce31-460a-b8c0-7544f8847d81","resolution":{"observed_at":"2026-08-07T04:15:40.615169Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:40.342019Z","title":"Optimized Embedded Architectures and Techniques for Machine Learning Algorithms for On-Chip AI Acceleration","venue":null,"work_id":"e109a7fa-55b2-4e73-91e5-cfe705cecb0c","year":2021},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.347625Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:a762c91affd315158d508be23d9eacea879610e4d822f8a5ef950fd97332eb6c","observation_id":"c86f0c05-41b5-449a-acbc-72492dd709f9","resolution":{"observed_at":"2026-08-07T04:15:40.430967Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:40.154487Z","title":"FPGA-Based Accelerators for Convolutional Neural Networks on Embedded Devices","venue":null,"work_id":"90132b39-0002-4f1f-872e-04bb7b321e13","year":2020},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.409132Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:3f9cd6d7bcf911ce6c2de720abd9995709a29ea789397a50c70e8f429270da5f","observation_id":"8d004e96-dda4-4385-ab06-060bfc66efad","resolution":{"observed_at":"2026-08-07T04:15:40.246259Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:40.016485Z","title":"Intelligent Cognitive Radio Architecture Applying Machine Learning and Reconfigurability","venue":null,"work_id":"337a7bc5-90e2-4f1e-bf46-5267dde00e02","year":2021},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.474047Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:60ec20512a29019b40b1fc64d4f7f2dc0f0ed0ee5b6f14669250867053410f5e","observation_id":"dd54d548-bc5a-4c88-9959-32bb26692204","resolution":{"observed_at":"2026-08-07T04:15:40.080954Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:39.831921Z","title":"High-Level Synthesis Based FPGA Accelerator for GPS Signal Image Feature Extraction","venue":null,"work_id":"f3dc1bbf-4ed9-44df-9a3d-825d2a638f7c","year":2025},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.538378Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:e10fb621b48a04c0a7a95ec6b473b41d934dc5b4a00162a4e75e30f9966b74ce","observation_id":"42013510-5f75-4e11-a8b3-0bb37c90b49f","resolution":{"observed_at":"2026-08-07T04:15:39.917519Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:34.649641Z","title":"Reconfigurable Architectures for Data Analytics on Next-Generation Edge-Computing Platforms","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.649641Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:3f2ec6d718f8c760a71f9cb7ec4343e5b064e55d2b64df6e38b98d0e3ca9489e","observation_id":"b98eea3e-1bc1-4c99-a5ac-90f74cca5fe2","resolution":{"observed_at":"2026-08-07T04:15:34.649641Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:34.733993Z","title":"Composing Efficient Computational Models for Real -Time Processing on Next-Generation Edge-Computing Platforms","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.733993Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:cef7d4e6e54f1c9f028b9268669f4a62cc89703ec1049f4727e3ca4027d3a92a","observation_id":"0932ce68-111f-4ff9-aa65-ac96783a5ebb","resolution":{"observed_at":"2026-08-07T04:15:34.733993Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:39.640362Z","title":"FPGA -Based Hardware Architecture for Sequence Alignment by Genetic Algorithm","venue":null,"work_id":"4cd611b3-7b8a-4baf-ac7f-aee53ffbd2f5","year":2025},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.824058Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:4f0a3f2693b7668efd9e6316b45695601d1ec3412636621d06d1529753b40220","observation_id":"c158ffc4-5316-4b1b-bf0c-5ca59aa5631a","resolution":{"observed_at":"2026-08-07T04:15:39.730811Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:39.458631Z","title":"An FPGA-Based Hardware Accelerator for Sequence Alignment by Genetic Algorithm","venue":null,"work_id":"4f87ee2a-14dc-433e-8aa9-6b003109ea2c","year":2019},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:34.914459Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:127d0e58523bc14f193b446551b85d568d80a06f0af752b0ef72bbe34650dd6e","observation_id":"1af89e78-6f77-44b2-b593-f61d5622d467","resolution":{"observed_at":"2026-08-07T04:15:39.541468Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:35.001542Z","title":"Neuromorphic Sentiment Analysis Using Spiking Neural Networks","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.001542Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:5bb1f471b667864e5150c9d3da47f376037db3092e7f5f0295752889b86430c9","observation_id":"18696130-0325-414b-9b11-312a0b8421ab","resolution":{"observed_at":"2026-08-07T04:15:35.001542Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2411.11575","last_updated":"2024-11-18T13:53:10Z","snapshot_observed_at":"2026-08-22T11:24:46.976824Z","submitted_at":"2024-11-18T13:53:10Z","title":"Analysis of Generalized Hebbian Learning Algorithm for Neuromorphic Hardware Using Spinnaker","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.11575","snapshot_observed_at":"2026-08-07T04:15:35.059265Z","title":"Analysis of Generalized Hebbian Learning Algorithm for Neuromorphic Hardware Using Spinnaker","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.059265Z"},"links":{"cited_paper":"/paper/2411.11575","citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:152e1bf7da4109c3e6a3e257ef0b14129eceadcef1f0254bcd1f612a137083db","observation_id":"6dd60cde-c50d-458f-ad5c-7afd3e6c0fe8","resolution":{"observed_at":"2026-08-07T04:15:35.059265Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:39.300928Z","title":"A Fast and Scalable FPGA-Based Parallel Processing Architecture for K-Means Clustering for Big Data Analysis","venue":null,"work_id":"fd461ea8-4e44-4e57-b31e-4ffcde9d20ca","year":2017},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.148959Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:89f816500d7973e4e08bf2b41b82b22b7736191b3d4dcc4962817562321b38fe","observation_id":"f9644b1c-eace-49bc-bea7-42c336a51883","resolution":{"observed_at":"2026-08-07T04:15:39.357611Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:39.160839Z","title":"Parallel Computation of Similarity Measures Using an FPGA -Based Processor Array,","venue":null,"work_id":"b34f26f9-570c-44c0-b03d-cdae77e18733","year":2008},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.216370Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:58d854653e55379f85f64574c47eab6758666fa78946dac798572bb1de73add2","observation_id":"afe3503e-f63f-4fec-a831-7e51e20ae826","resolution":{"observed_at":"2026-08-07T04:15:39.221455Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:39.029631Z","title":"A Fast and Scalable Hardware Architecture for K-Means Clustering for Big Data Analysis","venue":null,"work_id":"c9f13059-7eaa-4821-9e80-5c80d5be6842","year":2016},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.219952Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:73bc51f9abca3e0446af6ecaa005a9897d49fd1aeb4cba7f6d0c4a615b1f8945","observation_id":"af60b34e-4442-4529-bbdc-33dc4154f271","resolution":{"observed_at":"2026-08-07T04:15:39.088174Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:38.877793Z","title":"A Design Methodology for Mobile and Embedded Applications on FPGA -Based Dynamic Reconfigurable Hardware","venue":null,"work_id":"a1463246-0be8-4dc7-91dc-78fe9a48a28f","year":2019},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.260110Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:c564b4e5ffbea6e8bb5ea5a2f14c4affbaa0e2ca1acc448f90361c2ecbaa72d3","observation_id":"4d3a839a-1d74-4413-86ca-7e72ca64bc62","resolution":{"observed_at":"2026-08-07T04:15:38.937975Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:38.689119Z","title":"Analysis of FPGA-Based Reconfiguration Methods for Mobile and Embedded Applications","venue":null,"work_id":"1b3cd20f-1d56-403a-bdb4-a6718d0e3f67","year":2015},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.354881Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:4c11cc47ac7a425c13aa5faa5360d4a7285b919e55c438a283cb1e5043a7808f","observation_id":"47014717-4357-4d2b-ae7c-5344bf5cbd47","resolution":{"observed_at":"2026-08-07T04:15:38.778118Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:38.516908Z","title":"Discrepancy in Execution Time: Static Vs. Dynamic Reconfigurable Hardware","venue":null,"work_id":"1285cbee-8424-4300-a552-5510e252d67b","year":2024},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.428171Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:0249fa2e82d2403c85d8959e146ba851ba03312e607317ecbeca98ac1155d181","observation_id":"94cf1c25-a02e-4f07-9db5-874c22ed249d","resolution":{"observed_at":"2026-08-07T04:15:38.601270Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:35.502356Z","title":"FPGA-Based Reconfigurable Hardware for Compute Intensive Data Mining Applications","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.502356Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:d7cc4e24136b209cead0b7438a5a0f345b7f73fe132495e986d10aa57241f330","observation_id":"b6daa140-e91b-4989-8f76-4739dd922e57","resolution":{"observed_at":"2026-08-07T04:15:35.502356Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:38.215634Z","title":"Similarity Computation Using Reconfigurable Embedded Hardware,","venue":null,"work_id":"a952fd99-1b70-496d-b9ab-3d85f552d118","year":2009},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.616474Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:7f4cc63240115ae8698360b0b6a7b0b23c29e69dc7f20f84073b52e9d0f728cb","observation_id":"fcf578e6-1efc-44ec-9e60-eef22832ac21","resolution":{"observed_at":"2026-08-07T04:15:38.378492Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:37.973588Z","title":"Dynamic Partial Reconfigurable Hardware Architecture for Principal Component Analysis on Mobile and Embedded Devices","venue":null,"work_id":"358bd0bc-b948-411d-8d79-b8a1f468e132","year":2017},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.690729Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:6a35139dda930c048ad27eceee974db56f80d3c9d87af50a54b8e2ae94ac3723","observation_id":"196bd7a5-8c99-411c-968c-24ea9f02a0ad","resolution":{"observed_at":"2026-08-07T04:15:38.091148Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:37.734140Z","title":"HDL Code Optimization: Impact on Hardware Implementations and CAD Tools","venue":null,"work_id":"5a77e192-6b00-4e6b-b10b-9f8f24cb9135","year":2019},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.772476Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:c52dd3f25a0efe45903a5746602b5ab69edec818370b2146de9443a6f22c628e","observation_id":"f2d021f0-24f3-4c7f-b1d5-fc1896f7b037","resolution":{"observed_at":"2026-08-07T04:15:37.847423Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:37.549047Z","title":"HDL Code Variation: Impact on FPGA Performance Metrics and CAD Tools","venue":null,"work_id":"3122cf88-1af9-4576-9aaf-6a1107733e0b","year":2024},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.857696Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:248c7217f23f98fb979ce6be090c48d4c2921df185ed716a86b226c85f9738bd","observation_id":"66fffc30-205c-4e5a-b4e7-c7eb94e5d515","resolution":{"observed_at":"2026-08-07T04:15:37.623726Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:37.406463Z","title":"Towards Composing Optimized Bi -Directional Multi-Ported Memories for Next-Generation FPGAs","venue":null,"work_id":"b6dff3df-788d-4bb1-a59b-870d268b641a","year":2020},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:35.912734Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:666b267963c8309d180d9f27149e0dcadedfcf1f46e5b3402f89df6322163a6f","observation_id":"9fcf34fc-3a73-4620-a520-50b52553e077","resolution":{"observed_at":"2026-08-07T04:15:37.467324Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:37.090638Z","title":"An Efficient Embedded Multi-Ported Memory Architecture for Next- Generation FPGAs","venue":null,"work_id":"73fc7037-a4eb-4017-91e2-0c7e45c97381","year":2017},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:36.007127Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:dda44f6c38aef151c1ff4d170e39a906496a851ed111871c2ebd98759c9795d1","observation_id":"8df8f25e-e0a5-478c-83f6-cbb7b5bef113","resolution":{"observed_at":"2026-08-07T04:15:37.248293Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:36.796082Z","title":"An Efficient FPGA-Based Memory Architecture for Compute-Intensive Applications on Embedded Devices","venue":null,"work_id":"2ff0be3e-3264-4d6f-b211-4843e6e4eab2","year":2017},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:36.072354Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:3a815bb4e6eb70ed359c21283bec9a5ce665e8d0a76f82c138850cc823fa9acf","observation_id":"75b559c2-ab43-42f7-9f5b-be1b2f0e910b","resolution":{"observed_at":"2026-08-07T04:15:36.911933Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:15:36.482405Z","title":"Optimized Counter-Based Multi-Ported Memory Architectures for Next- Generation FPGAs","venue":null,"work_id":"f0cb6a52-1a96-4e17-a108-3e876bdb7f8a","year":2018},"citing_paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-07T04:15:36.203576Z"},"links":{"citing_paper":"/paper/2506.11287"},"observation_digest":"sha256:e2e4bd187d9b756741701915367a4cf816ae8593de9f52996b6ed2914a2c8a9b","observation_id":"7a763e48-e217-4f44-bd23-e1e92af7b109","resolution":{"observed_at":"2026-08-07T04:15:36.596505Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.11287","last_updated":"2025-06-12T20:46:11Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-19T20:34:10.879919Z","submitted_at":"2025-06-12T20:46:11Z","title":"Design and Implementation of Washing Machine HUD Using FPGAs"},"reference_resolution":{"displayed":60,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":18,"verified_exact":0,"verified_fuzzy":42},"total_outbound_references":60},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"thesis":"As of 23 August 2026, this Paper Citation Record lists 60 of 60 outbound references and 0 inbound Pith citation observations for arXiv:2506.11287."}