{"as_of":"2026-08-14T13:16:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:02a7e0896e092bea2026739ac0d9fe7c2158554981b15ffd087021fb5ea58863","coverage":[{"denominator":49,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":49,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T01:06:21.272175Z","state":"measured"},{"denominator":50,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":50,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-14T06:32:32.682623+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-10T00:00:41.147207Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-11T13:51:03.081438Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"cited_work":{"arxiv_id":"2506.11970","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.11970","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","venue":null,"work_id":"645cec09-68f2-4c91-a956-2c5d509c521c","year":2025},"citing_paper":{"arxiv_id":"2604.20576","last_updated":"2026-04-22T13:56:38Z","snapshot_observed_at":"2026-08-11T09:30:06.177320Z","submitted_at":"2026-04-22T13:56:38Z","title":"PVAC: A RowHammer Mitigation Architecture Exploiting Per-victim-row Counting","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-05-10T00:00:41.147207Z"},"links":{"cited_paper":"/paper/2506.11970","citing_paper":"/paper/2604.20576"},"observation_digest":"sha256:dd295e08fd0a982c290df81353901f7b20599f42557605aa3c425381b501afb5","observation_id":"20f46451-916f-4561-a999-ddb8696f69e8","resolution":{"observed_at":"2026-05-11T13:51:03.086492Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2506.11970/citation-record","integrity":"/paper/2506.11970/integrity","json":"/paper/2506.11970/citation-record.json","paper":"/paper/2506.11970"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.793155Z","title":"Flipping bits in memory without accessing them: An experimental study of dram disturbance errors,","venue":null,"work_id":"be11384d-bae0-43d4-9516-1b2833418c07","year":2014},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:16.682802Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:dbb109e2c82530f98d37eb4dbd5feb610c7b1fd165020baab7a72aca32c20b72","observation_id":"e5d65cb5-da34-4563-affe-fae1e5280734","resolution":{"observed_at":"2026-08-07T01:06:21.796891Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.782877Z","title":"Exploiting the DRAM rowhammer bug to gain kernel privileges,","venue":null,"work_id":"efe4f3f3-ab6f-4a08-b831-34d54d12bf58","year":2015},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:16.749646Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:6e0514d5627e017fec08de87c8dc7a8ae6dce697f036b2eed82067360ca79afd","observation_id":"9bab9429-2e58-4de2-976b-1955dd8ced62","resolution":{"observed_at":"2026-08-07T01:06:21.786396Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.773311Z","title":"TRRespass: Exploiting the many sides of target row refresh,","venue":null,"work_id":"9d6b26c1-e1b8-49ef-abe3-de0400f36bb6","year":2020},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:16.850285Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:0d2e0bbb30f803157ad51a279b65eeb7d2c66051c5249757d1d32bb76c03ca6c","observation_id":"573b5f6a-a0d9-4efe-be86-4c84c78e312a","resolution":{"observed_at":"2026-08-07T01:06:21.776502Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.764095Z","title":"Another flip in the wall of rowhammer defenses,","venue":null,"work_id":"a6ba9c95-35c9-4469-8326-69e67ea16e39","year":2018},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:16.939672Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:d892023db99a9b0b5e11e1649b5b34e75f431779c4aefb91a40c99b9d5493f41","observation_id":"2babd138-73e9-4827-9a7a-8710a441598b","resolution":{"observed_at":"2026-08-07T01:06:21.767056Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.754851Z","title":"Anvil: Software-based protection against next-generation rowhammer attacks,","venue":null,"work_id":"845ab9de-d186-418f-8522-08db7195fd3e","year":2016},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.055106Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:86291d14e48993b91d3c249bc1f01e9242fe8a22f66967bf3f65e38359e79512","observation_id":"ab2921da-f56b-45a4-8f23-b34995018373","resolution":{"observed_at":"2026-08-07T01:06:21.757985Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.745964Z","title":"Exploiting correcting codes: On the effectiveness of ecc memory against rowhammer attacks,","venue":null,"work_id":"9169c99f-6a6b-472f-8b44-2e5134a77f8b","year":2019},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.180875Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:804e6374a0ec4f2729c8ad9e4d998309f1ea6b49a65842cddf06543896242dc8","observation_id":"aaa1b570-2462-4868-afc8-7475cafac588","resolution":{"observed_at":"2026-08-07T01:06:21.749105Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.737204Z","title":"Rowhammer.js: A remote software-induced fault attack in javascript,","venue":null,"work_id":"a85d0090-4963-475e-b435-2bef3ef118c0","year":2016},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.290357Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:8ee06c720093b18c89e46696e1892460ae691897be64b342c99661fba524d84d","observation_id":"773cbe2a-d7a3-43d9-8991-ceba2847c120","resolution":{"observed_at":"2026-08-07T01:06:21.740039Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.727878Z","title":"Drammer: Deterministic rowhammer attacks on mobile platforms,","venue":null,"work_id":"f691a72e-b167-462d-b834-ec1ec2f7ff16","year":2016},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.363845Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:124262173398c1bb60c1dbeee9ac64e1d8328c045f348361054937958ae376a3","observation_id":"93d1d7db-ec64-4038-9e06-c02eef6cda02","resolution":{"observed_at":"2026-08-07T01:06:21.730818Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.718921Z","title":"Revisiting rowhammer: An experimental analysis of modern dram devices and mitigation techniques,","venue":null,"work_id":"21c9353c-5127-4c3c-a437-fc1e11f548e8","year":2020},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.438529Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:b7c00aa42cfc878658a348aaebb857d5f7e4733dbb02f4d71c14e9bffd6bb83b","observation_id":"aa4e588b-cd35-4a68-a7e5-96f1e400086f","resolution":{"observed_at":"2026-08-07T01:06:21.721963Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.709654Z","title":"JESD79-5C","venue":null,"work_id":"889dd6dd-a516-4187-aad2-a8dd1b361f50","year":null},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.494525Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:be64911f7812f2e5b0509cf3342227036facde21efc7a46c195a6b9af9d7f738","observation_id":"b1aff69c-794a-4183-abd7-2f3b4cb8c2aa","resolution":{"observed_at":"2026-08-07T01:06:21.712875Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.700391Z","title":"MOAT: Securely Mitigating Rowhammer with Per-Row Activation Counters,","venue":null,"work_id":"e33d3289-74a3-4619-935b-9e8201e267c1","year":2025},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.602320Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:75873e087a32a94ff2685c22813ea7fb98a31e45617e6a06dc7520d30195d8ba","observation_id":"745991fc-abb1-449e-8b9c-fafd045719aa","resolution":{"observed_at":"2026-08-07T01:06:21.703809Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.691521Z","title":"QPRAC: Towards secure and practical prac-based rowhammer mitigation using priority queues,","venue":null,"work_id":"fbcf60a1-8594-4c54-86e4-f6f8676546f2","year":2025},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.666973Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:b528d0fb16cf360d08753458daeddd5e2be207fbdb2b93d8e0b45a45aace7050","observation_id":"bb6fd7e8-780f-47ed-8a08-76cdd046c0d0","resolution":{"observed_at":"2026-08-07T01:06:21.694673Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.682212Z","title":"Chronus: Understanding and securing the cutting-edge industry solutions to dram read disturbance,","venue":null,"work_id":"4afccaaf-1d05-43df-a613-2eafd438e687","year":2025},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.733496Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:8583adcde71f1a1801d85ed673d4d5493d7557b6261ceb7e1f7290d3773d1c93","observation_id":"ab923366-19d5-421f-9f4c-b6f4206f7733","resolution":{"observed_at":"2026-08-07T01:06:21.685230Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.673645Z","title":"A case for exploiting subarray-level parallelism (salp) in dram,","venue":null,"work_id":"6e626f58-899a-4a74-bc80-be14d5c7cbd0","year":2012},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.834635Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:f4f51d3d56fb73698ed4c4b3f52dfe7bd82bb4b68cc3498f90123f86176afe9d","observation_id":"79e98ca6-94f9-428d-b4c2-f846ed25a8d9","resolution":{"observed_at":"2026-08-07T01:06:21.676742Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.664369Z","title":"Panopticon: A complete in-dram rowhammer mitigation,","venue":null,"work_id":"36d62353-f59a-4f7e-b348-a8325a533848","year":2021},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:17.922018Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:6d2bb6ace1a20337b014a46f83f48072bbd94836f3e274388c78a8e39dec306c","observation_id":"34cd1f08-d471-4212-9ebf-fc9af303e578","resolution":{"observed_at":"2026-08-07T01:06:21.667748Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.655003Z","title":"Tiered-latency dram: A low latency and low cost dram architecture,","venue":null,"work_id":"8e4cd0f2-a659-4c4b-8755-502b65103fa3","year":2013},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.016379Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:54fc20da9de83b4f5aa69af0e5a17f39da25c2ae27cd2f8033c12bd224e21bcd","observation_id":"325f902d-1be8-4a28-8263-3f4e7c9ee9ce","resolution":{"observed_at":"2026-08-07T01:06:21.658090Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.645630Z","title":"Guardion: Practical mitigation of dma-based rowhammer attacks on arm,","venue":null,"work_id":"b65e057d-3baf-4fda-8b6d-932f5aa06ad2","year":2018},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.094152Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:22f4bb8ad09684d8d702e36f091bbf239a3a384033179ab6b5b717ceca089b4b","observation_id":"4b4542f4-ed23-4a94-acdf-93f74f9aab2a","resolution":{"observed_at":"2026-08-07T01:06:21.648896Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.636369Z","title":"ZebRAM: comprehensive and compatible software protection against rowhammer attacks,","venue":null,"work_id":"d176f104-a934-4cd2-8107-867e728e06e4","year":2018},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.174649Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:67ec2799c15024b274f710499da48eca20165b69266f936288ba5edbb2f6de38","observation_id":"80a59337-cb5d-49ff-b994-1fe626b935c5","resolution":{"observed_at":"2026-08-07T01:06:21.639528Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.626927Z","title":"REGA: Scalable Rowhammer Mitigation with Refresh-Generating Activations,","venue":null,"work_id":"bf48347e-4686-49c1-aa79-b83c5acfac00","year":2023},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.265955Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:35f2c86782b64c9f3d74817b88d2c5ecd3d5ec755c093471128212f3d7e9f185","observation_id":"b7cc0103-01c5-4446-80e2-a5f42d124bfa","resolution":{"observed_at":"2026-08-07T01:06:21.630029Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.617336Z","title":"Ramulator: A fast and extensible dram simulator,","venue":null,"work_id":"dd9a06a4-2f46-47a5-bc00-0bd23e000da2","year":2015},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.342020Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:19da413fd9ff08fe93ffe45d00535cde90644496e34c8e8c988ec935191b5089","observation_id":"1b009c23-04ac-4d8c-b03c-11abdfad6c4d","resolution":{"observed_at":"2026-08-07T01:06:21.620792Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.607695Z","title":"Ramulator 2.0: A modern, modular, and extensible dram simulator,","venue":null,"work_id":"9d418690-ab14-4d0f-838a-bd1641a0fab4","year":2024},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.439088Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:55c3ec074a6cc92d12e9b549d2646c900b74b71f5edd3dc3cf08b5907003f04e","observation_id":"3fff73fb-15d8-4b41-8b6e-f48e89db1b9c","resolution":{"observed_at":"2026-08-07T01:06:21.610960Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.597844Z","title":"Blockhammer: Preventing rowhammer at low cost by blacklist- ing rapidly-accessed dram rows,","venue":null,"work_id":"e46db2fb-c001-447f-93e1-483a2f4ee2ea","year":2021},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.517350Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:b937d2a63277de76636fd24c30d769f6f371aa1f6c390b2e06c35b56a1d616df","observation_id":"170d5ea2-2c7d-4939-86ef-949215a3f57d","resolution":{"observed_at":"2026-08-07T01:06:21.601231Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.588237Z","title":"Comet: Count-min-sketch-based row tracking to mitigate rowhammer at low cost,","venue":null,"work_id":"d575f117-3d84-477b-a0d9-fb242ff305b7","year":2024},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.606683Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:fc53968cba673633ac50cce62545f4affdc37dd84878eb3666802150bea49f7b","observation_id":"a2a4cc63-cb6a-41f1-bca7-75d3ae9d836f","resolution":{"observed_at":"2026-08-07T01:06:21.591350Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.577377Z","title":"ABACuS: All-Bank activation counters for scalable and low overhead RowHammer mitigation,","venue":null,"work_id":"aa78bf99-83fc-4378-b9e1-9204246ecca2","year":2024},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.692890Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:ebbc5c2813ea7a1c46e759a5958232f8ba28292d9689cb01a055fa0918a71676","observation_id":"a8cd1596-6800-45d0-8185-a3b8c8f1183b","resolution":{"observed_at":"2026-08-07T01:06:21.580597Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.568149Z","title":"Hira: Hidden row activation for reducing refresh latency of off-the-shelf dram chips,","venue":null,"work_id":"5672e54d-891c-4101-8f30-9e6c8e7fa9d4","year":2022},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.781052Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:5a96e919c6c5d1510c0ec4ad88cd5855f631c7bf07e9bb8e667d4fa4b6b1255f","observation_id":"531ddd3e-957d-44f7-ae97-19793603619d","resolution":{"observed_at":"2026-08-07T01:06:21.571343Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.557673Z","title":"Rowpress: Amplifying read disturbance in modern dram chips,","venue":null,"work_id":"047da2eb-4014-4b62-999a-99b487b7cda7","year":2023},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.856754Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:554db71705086532a3892cc0ce9683c386b950676619b9e849df8ca1aa25a142","observation_id":"2a6399c8-99a2-40c8-8d25-2f52d854ec5c","resolution":{"observed_at":"2026-08-07T01:06:21.561683Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.547330Z","title":"Un- derstanding the security benefits and overheads of emerging industry solutions to dram read disturbance,","venue":null,"work_id":"b8466816-33db-48d0-b345-47cdd03adbc8","year":2024},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:18.950201Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:897a75021dab32fc52ac05247cd3d5381e150856045104554475cbea6ef8334c","observation_id":"ce3846b4-0638-4fb6-a44f-8e930656c65e","resolution":{"observed_at":"2026-08-07T01:06:21.551170Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.537638Z","title":"Dapper: A performance-attack-resilient tracker for rowham- mer defense,","venue":null,"work_id":"060af48e-8d34-4e7f-b482-790785919ff4","year":2025},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:19.020260Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:2e37fa03777611554d5e4a0b5c01cdecbb0796d097dd1de761532c7c8d615fdb","observation_id":"9902ccde-eee9-499a-b3ba-95e118ac3229","resolution":{"observed_at":"2026-08-07T01:06:21.541181Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.527668Z","title":"Spec cpu2006 benchmark suite,","venue":null,"work_id":"8cf7fed6-6bb8-4355-a1e7-71b1783f9fe7","year":2006},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:19.024730Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:c23c39a98ba35f8e878a0908c20b5aa5fba109823478ca08450cedae65bee8eb","observation_id":"38eb8087-af4f-4fa1-a67c-6c5c270b29b9","resolution":{"observed_at":"2026-08-07T01:06:21.530812Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.517707Z","title":"SPEC CPU2017 Benchmark Suite,","venue":null,"work_id":"3e6e2f67-f47f-4cc6-abb1-734a36701447","year":null},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:19.093371Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:68fdbc4dc76f779e750e9d2b45bd7528a5303f38d28d2bc57e622d20425a3875","observation_id":"24553987-b105-43e8-8404-45131c2c6edf","resolution":{"observed_at":"2026-08-07T01:06:21.521076Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.508136Z","title":"TPC Benchmarks","venue":null,"work_id":"d4c63a50-2515-4c3e-ba21-dd002e2ba3af","year":null},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:19.261620Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:e8e3afbdc17a99d399246aa499bc841f924b39a86998321ea0f517342858b66b","observation_id":"635bd351-933c-4d86-9e31-5fa4069c8c4e","resolution":{"observed_at":"2026-08-07T01:06:21.511221Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.498473Z","title":"Apache hadoop","venue":null,"work_id":"21e7ba26-5d55-4b8f-bcbc-a3731dfac432","year":null},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:19.436295Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:dddc5cdfb699d412d1b0394dbbc90adc45b8f5e8161dee3595bd0d613a1eb48b","observation_id":"f8b6fe34-cadc-467c-9bd9-76f6ff49ebfe","resolution":{"observed_at":"2026-08-07T01:06:21.501818Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.489106Z","title":"Mediabench ii video: Expediting the next generation of video systems research,","venue":null,"work_id":"6933a34a-4a3d-4c94-a31d-73fbe570c423","year":2009},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:19.608710Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:ace1dfbc71098c9c8783f2cfdc50795b08a5564b0e1d70681e2788df68c4b9ad","observation_id":"f5f14560-ada3-421a-a15d-d3635936cc63","resolution":{"observed_at":"2026-08-07T01:06:21.492516Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.479172Z","title":"Benchmarking cloud serving systems with ycsb,","venue":null,"work_id":"fdffa813-28d8-49bf-a02f-05a4d610195b","year":2010},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:19.760906Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:607ddf7a26a9dbd8b6063f65dc3b71d8eef2ec35f2c4cc4b04972ff89ec83e3c","observation_id":"37261246-5b60-489c-8635-5eef16ddf27e","resolution":{"observed_at":"2026-08-07T01:06:21.482745Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.469047Z","title":"ABACuS — GitHub Repository,","venue":null,"work_id":"611b21ed-dd18-4463-bb95-72ebca77e19a","year":2023},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:19.928853Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:c45cef5cf97a2ed9bc005ff0254a96c79c2a4f9abfb902b04afae7aadc40bcd0","observation_id":"05129939-e247-4d0b-bd6b-6ec619b191c9","resolution":{"observed_at":"2026-08-07T01:06:21.472238Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.458646Z","title":"Eva-cam: A circuit/architecture-level evaluation tool for general content addressable memories,","venue":null,"work_id":"8c82f974-4f04-4874-be0f-5c9c7a8e3faf","year":2022},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:20.202228Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:1daf6b6cc21e08eb484540ce2f12149675adeb064fce9195ea034d2a85c04ebc","observation_id":"4f862b4f-c689-483c-8df7-68c0c2dcdbcd","resolution":{"observed_at":"2026-08-07T01:06:21.462146Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.447730Z","title":"Cacti 7: New tools for interconnect exploration in innovative off-chip memories,","venue":null,"work_id":"bb229ac7-6528-4c5c-95c5-934185276a23","year":2017},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:20.385241Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:077499ee415c408b395077ca1767cab5d2971769d5665beb62533022d269950b","observation_id":"8e588d97-fb9b-4aa9-b30d-017fb1150e01","resolution":{"observed_at":"2026-08-07T01:06:21.450985Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.437837Z","title":"Uncov- ering in-dram rowhammer protection mechanisms: A new methodology, custom rowhammer patterns, and implications,","venue":null,"work_id":"bce11ecd-6705-4766-9119-aea1b61a6eb3","year":2021},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:20.618264Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:e38bd37ec88dbf4bff49f67a04e711cc84ec7c6382dbd2522fa44b29b76ced70","observation_id":"33852ebc-8321-4c42-a0d8-6d385d4ca0bc","resolution":{"observed_at":"2026-08-07T01:06:21.441135Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.427195Z","title":"Protrr: Principled yet optimal in-dram target row refresh,","venue":null,"work_id":"f96ecebb-0b53-45f1-82ee-8be04f27d9c1","year":2022},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:20.799030Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:7f6775f11bf729409d4db94837ad8c32354c480ff98d17fadf7b1147346561db","observation_id":"0ed07bb2-a7d6-4ac2-a306-8e938726254e","resolution":{"observed_at":"2026-08-07T01:06:21.430462Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.416263Z","title":"Graphene: Strong yet lightweight row hammer protection,","venue":null,"work_id":"070784c5-c785-4124-8255-a0019d7656a6","year":2020},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:20.849485Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:afab64256ed5bb0dda8ce6b3c7530e5ea0784f1eb3baf7aa255b17010f1a7084","observation_id":"5e76a615-73f6-42ce-bccd-aac5276bd015","resolution":{"observed_at":"2026-08-07T01:06:21.420203Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.403964Z","title":"An ultra-dense 2fefet tcam design based on a multi-domain fefet model,","venue":null,"work_id":"42dff2d1-4c0a-4308-a881-40901d134924","year":2019},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:20.852595Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:14d80d966ec045751929e73bbedbcdcce7e529e31cccfa951e92d370dd5390c7","observation_id":"ad5bf6c1-893f-4bfe-81c0-2d1a4cb33a8e","resolution":{"observed_at":"2026-08-07T01:06:21.408254Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.392451Z","title":"Hydra: enabling low-overhead mitigation of row-hammer at ultra-low thresholds via hybrid tracking,","venue":null,"work_id":"5439b89b-0ab4-4117-8892-d0ca119d29c0","year":2022},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:20.896241Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:a62589a8c6292515645c2941adbe5e16bb6aac292ed545a46d5fe7c1dab7ba21","observation_id":"ffbdd88b-25e3-4973-80df-61b295c14cc6","resolution":{"observed_at":"2026-08-07T01:06:21.397060Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.380882Z","title":"Mitigating wordline crosstalk using adaptive trees of counters,","venue":null,"work_id":"e0eee7ba-d7eb-4e46-8c55-f820ba45448f","year":2018},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:20.953990Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:c44df0e83c64ff417132c76bf3b08883b63f1101f3c237dc78f280cd35e92322","observation_id":"20be14f3-4625-46f2-ab51-0bc44d9ba9bb","resolution":{"observed_at":"2026-08-07T01:06:21.385037Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.370141Z","title":"TWiCe: preventing row-hammering by exploiting time window counters,","venue":null,"work_id":"9608bdab-6169-4d2c-a4ab-80d296c58e30","year":2019},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:21.033156Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:d11f2c623031529beaa53c07995d12699ebca70ce3ab2ddb03871314cecba4bb","observation_id":"9c690607-deb1-4523-b919-fc8b3d5b624f","resolution":{"observed_at":"2026-08-07T01:06:21.373511Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.358351Z","title":"Mithril: Cooperative row hammer protection on commodity dram leveraging managed refresh,","venue":null,"work_id":"a8018e1f-febe-48b4-a201-4cdd03b065ce","year":2022},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:21.087302Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:69aac3f908948fadc9be76320ce4843bdaf72808133bcf95d4bcb620b4febeba","observation_id":"7a361d6c-cb57-46e1-b646-0d44e336494c","resolution":{"observed_at":"2026-08-07T01:06:21.362453Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2302.03591","last_updated":"2025-06-16T17:13:01Z","snapshot_observed_at":"2026-08-13T12:49:21.057803Z","submitted_at":"2023-02-07T16:58:58Z","title":"DSAC: Low-Cost RowHammer Mitigation Using In-DRAM Stochastic and Approximate Counting Algorithm","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2302.03591","snapshot_observed_at":"2026-08-07T01:06:21.155892Z","title":"Dsac: Low-cost rowhammer mitigation using in-dram stochastic and approximate counting algo- rithm,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:21.155892Z"},"links":{"cited_paper":"/paper/2302.03591","citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:7e3fc22a16666c18b2e3b48800650147f5dc6e434c4d2ca4fcf49c080980f019","observation_id":"8483e4a1-ed22-4bca-b8bb-6333445ffc35","resolution":{"observed_at":"2026-08-07T01:06:21.155892Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.347830Z","title":null,"venue":null,"work_id":"95125a0c-ac6d-4df2-b5bf-4599b1451b81","year":2023},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:21.173723Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:2cbce2e5f834e678fdff45bbc96c9b556c60e71840f40bf6492b9621e8c4132c","observation_id":"2f4b8105-995d-43fe-923c-b807f8c7fb8e","resolution":{"observed_at":"2026-08-07T01:06:21.351300Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.337565Z","title":"Pride: Achieving secure rowham- mer mitigation with low-cost in-dram trackers,","venue":null,"work_id":"304de592-ba7a-467f-8f0a-4b34ab8b9623","year":2024},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:21.252150Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:f3328ea8f708f0d55837589b0a5ef2c1b5390ef677cd534c81f699eb432c5cff","observation_id":"693e33d7-e530-4979-b7ce-5b97a1f9e1c6","resolution":{"observed_at":"2026-08-07T01:06:21.340930Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T01:06:21.324174Z","title":"Tinylfu: A highly efficient cache admission policy,","venue":null,"work_id":"83652947-71fa-47a9-a8d3-6730696d515a","year":2017},"citing_paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T01:06:21.272175Z"},"links":{"citing_paper":"/paper/2506.11970"},"observation_digest":"sha256:1f49c0db063e000190504a6690b696c62c5c1073217c1e30847531237e28cd5e","observation_id":"22c419fa-889d-41eb-ab69-c2103d1a8482","resolution":{"observed_at":"2026-08-07T01:06:21.329660Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.11970","last_updated":"2025-06-13T17:28:38Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-14T09:45:07.104475Z","submitted_at":"2025-06-13T17:28:38Z","title":"CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation"},"reference_resolution":{"displayed":49,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":2,"verified_exact":0,"verified_fuzzy":47},"total_outbound_references":49},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"thesis":"As of 14 August 2026, this Paper Citation Record lists 49 of 49 outbound references and 1 inbound Pith citation observation for arXiv:2506.11970."}