{"as_of":"2026-08-10T20:31:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:b6a8e640bd4d1e9c410a34f39b3766509dad72a091f20485cfe5c988acddad53","coverage":[{"denominator":272,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":100,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T00:44:18.773351Z","state":"measured"},{"denominator":100,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":100,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.12947/citation-record","integrity":"/paper/2506.12947/integrity","json":"/paper/2506.12947/citation-record.json","paper":"/paper/2506.12947"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:05.520589Z","title":"Processing Data Where It Makes Sense: Enabling In-Memory Computation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:05.520589Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:0f5f3b019f2833babe4dd863c46a96107f95f7d83fd1bf4d5188994a76e8c00a","observation_id":"513db901-7d74-4c9e-a7ef-f81750c98cba","resolution":{"observed_at":"2026-08-07T00:44:05.520589Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2012.03112","last_updated":"2025-02-06T09:15:04Z","snapshot_observed_at":"2026-08-10T20:31:17.766200Z","submitted_at":"2020-12-05T19:59:49Z","title":"A Modern Primer on Processing in Memory","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2012.03112","snapshot_observed_at":"2026-08-07T00:44:05.609535Z","title":"A Modern Primer on Processing in Memory,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:05.609535Z"},"links":{"cited_paper":"/paper/2012.03112","citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:6936c766672d03b4889563675de5d45cdafe826d7ec98b95cbc5160cd89ea5af","observation_id":"80d7ffa1-8beb-45ea-b201-4afd8bd6be38","resolution":{"observed_at":"2026-08-07T00:44:05.609535Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:05.778256Z","title":"Memory Scaling: A Systems Architecture Perspective,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:05.778256Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:ca663def53d0e62be598eab5900ee00860b84ab357036f70a6e8590eb9bb535b","observation_id":"477d4ddc-1a26-4f93-bf7a-a206cc3b91c2","resolution":{"observed_at":"2026-08-07T00:44:05.778256Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:05.894592Z","title":"Research Problems and Opportunities in Memory Systems,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:05.894592Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:407ebd355fd43fec8a226a82c80b3837aa8f8112a0252db6cfb99e5adbd5cd45","observation_id":"e9ef4a62-2c15-49a7-affb-0597665fcc88","resolution":{"observed_at":"2026-08-07T00:44:05.894592Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.028779Z","title":"The Tail at Scale,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.028779Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:5d3a838431b59dab1a0c525c209c3dc8a075984297f7f7a8653350ce5cafbdf4","observation_id":"9b390a99-cf9d-4a66-ba4b-27dc44500c61","resolution":{"observed_at":"2026-08-07T00:44:06.028779Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.171704Z","title":"Profiling a Warehouse-Scale Computer,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.171704Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:334d9ec4ba1040d2a7cf3af120bf364924c82620783f23bdfb29e72665ee6db4","observation_id":"73b8099d-7156-49a3-8edb-16970e6f6f06","resolution":{"observed_at":"2026-08-07T00:44:06.171704Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.336684Z","title":"Clearing the Clouds: A Study of Emerging Scale-Out Workloads on Modern Hardware,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.336684Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:2eae359b5cebc71b4a53037daafd48a0f62e223d9468b996924f70c6065373ed","observation_id":"266f19c6-6ab8-4d8a-bb2d-120fe74a566d","resolution":{"observed_at":"2026-08-07T00:44:06.336684Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.500739Z","title":"Bigdatabench: A Big Data Benchmark Suite from Internet Services,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.500739Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:de3f292ad6ce0517fb7e8b6d7110256a23b9f97a44be8f4e7f71d00da8a46761","observation_id":"7456d077-9905-4649-bd0a-f90f435311cc","resolution":{"observed_at":"2026-08-07T00:44:06.500739Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.656234Z","title":"Enabling Practical Processing in and Near Memory For Data-Intensive Computing,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.656234Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:466789b919ca001d18d077393b1deb44192e39787985b630fe5efde48720502b","observation_id":"070685b5-6896-46dc-b121-c348de34d2d0","resolution":{"observed_at":"2026-08-07T00:44:06.656234Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.816728Z","title":"Intelligent Architectures for Intelligent Machines,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.816728Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:82d4610c0ea4e62fd798538bc80941445b45cce195e1ebfdda47ef400c0d98e0","observation_id":"ca73600a-32d5-4645-932a-492c0f922a96","resolution":{"observed_at":"2026-08-07T00:44:06.816728Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.975060Z","title":"Processing-in- Memory: A Workload-Driven Perspective,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.975060Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:f61a6c2493d38e87761d9aef0cca666272264a59e968025ade15d08085df31e4","observation_id":"f9336f68-c906-4334-ab10-2b80693f7e4b","resolution":{"observed_at":"2026-08-07T00:44:06.975060Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.133467Z","title":"DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.133467Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:eb16f94923c1d6cc499436fc9c830add6b5b591458be3c10d3872bcddea529e9","observation_id":"76213821-077b-420c-abc0-5cbac1e5ea32","resolution":{"observed_at":"2026-08-07T00:44:07.133467Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.282570Z","title":"Google Workloads for Con- sumer Devices: Mitigating Data Movement Bottlenecks,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.282570Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:f41453196eeae6158719506ed8d1c0643bce65bfafff02f4dea35804ba3560a4","observation_id":"dfce3b97-b502-4145-b168-6bf18b4992f2","resolution":{"observed_at":"2026-08-07T00:44:07.282570Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.475817Z","title":"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.475817Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:94e2670073588c09e60e66af59d69b11a6023eb1820bdf2c20e8b44ebca03611","observation_id":"a417852e-b875-44f4-b30f-c62c596090ea","resolution":{"observed_at":"2026-08-07T00:44:07.475817Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.593237Z","title":"Reducing Data Movement Energy via Online Data Clustering and Encoding,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.593237Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:d4e025228223e8c0ba0a84ead4ea243d120fa62191c25c07cceeda0b142e6cae","observation_id":"97e0b726-42ce-4994-b356-4141e536e7c1","resolution":{"observed_at":"2026-08-07T00:44:07.593237Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.716971Z","title":"Quantifying the Energy Cost of Data Movement for Emerging Smart Phone Workloads on Mobile Platforms,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.716971Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b6bed90be0468afeddbaeeecfeda56ea6608e7ae99b912cf2f621239bc88c1cd","observation_id":"1bec4002-1edb-4dac-ac07-86bd97b8cb86","resolution":{"observed_at":"2026-08-07T00:44:07.716971Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.892772Z","title":"EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.892772Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:329a7ce806e003bd777076d449accc39426d4f16453ef1dc33855b28e835f24c","observation_id":"199f79bd-7daa-4748-a863-d01b3e8f5336","resolution":{"observed_at":"2026-08-07T00:44:07.892772Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.097722Z","title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.097722Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:0865c5fb89d1a8a53cccd723f59ac33c6c49fccae1150c74b1fa46c5c62f081f","observation_id":"d901c190-98c1-49e3-b9db-5eaa9e9b4ecb","resolution":{"observed_at":"2026-08-07T00:44:08.097722Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.228365Z","title":"Reflections on the Memory Wall","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.228365Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:69529e4c2b6d05a018431db477b97df28269793a48ecc7c3537fc4a75a1cb692","observation_id":"941c6d1b-91a2-409a-9940-6ddbefc71c53","resolution":{"observed_at":"2026-08-07T00:44:08.228365Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.381154Z","title":"The Memory Gap and the Future of High Performance Memories,","venue":null,"work_id":null,"year":2001},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.381154Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4e1687165afe428e591e444ce93170354ae3d7a8ae4506e84688c4c8d5126855","observation_id":"e719c40d-0bf8-4ccc-a377-236fa4f09879","resolution":{"observed_at":"2026-08-07T00:44:08.381154Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.536387Z","title":"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.536387Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:6887fdc3bb77fae3f60636220f14576eddbafe025c9f55ffbed017fcb131975d","observation_id":"13db2fd9-eefe-40fa-afd8-2d9208269ebb","resolution":{"observed_at":"2026-08-07T00:44:08.536387Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.726162Z","title":"Hitting the Memory Wall: Implications of the Obvious,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.726162Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:27af7fbbb5f61bb3ec0204567a0b939c3d91bf228b0b5c1a543996e697a853b7","observation_id":"b5d09b6c-7495-421c-88a8-5a944e66fc6f","resolution":{"observed_at":"2026-08-07T00:44:08.726162Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.883065Z","title":"Demystifying Complex Workload–DRAM Interactions: An Experimental Study,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.883065Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b8a2e17f483844f8613fc05a503790a904a1a2c65253ea83db9406179553d2f5","observation_id":"4e8b2dd0-5c44-45d4-bb05-ea8c92fe65e2","resolution":{"observed_at":"2026-08-07T00:44:08.883065Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.054185Z","title":"A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.054185Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:479256f2643ca420661cb9e61f72fcc4b1c9394907e30bd7647ca4337002e5f3","observation_id":"9476393f-58b2-47f5-9990-c49f93431115","resolution":{"observed_at":"2026-08-07T00:44:09.054185Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.188974Z","title":"PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.188974Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:1a921827d74628e38a12738de9a144033eb5c19090dec49c495844de35953e53","observation_id":"5bdd9ef5-ea83-43f1-98a8-777ace9436e8","resolution":{"observed_at":"2026-08-07T00:44:09.188974Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.334263Z","title":"Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.334263Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:7b45e116d2d1c9cdddcfc6fee390f0f8e63cf06e446fcbdd0cfe752eb532d412","observation_id":"c086c3de-c4be-4450-af2f-3419adc0e436","resolution":{"observed_at":"2026-08-07T00:44:09.334263Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.530456Z","title":"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.530456Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:bc81d4fe3b9708faa3399a4a87234baf6d1fb02c3a71621c1fa8ed72b7cb288a","observation_id":"e0f270ca-9559-4cc8-84ee-b401e469aa8e","resolution":{"observed_at":"2026-08-07T00:44:09.530456Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.678390Z","title":"It’s the Memory, Stupid!","venue":null,"work_id":null,"year":1996},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.678390Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:bc8b42d3c41fcc3104aee3b92d4e6c127d15ea4abe5f30104e25210b06e17135","observation_id":"25eef7c3-b252-41e3-b064-7f8769e5ad9e","resolution":{"observed_at":"2026-08-07T00:44:09.678390Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.846097Z","title":"Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.846097Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4cc6f2288ba1b10ab0959509e95a7ed0fbb3ae3f01f3c9e771d069494a651f1e","observation_id":"e017b672-a38f-47a3-8fc1-b05aa69e86e1","resolution":{"observed_at":"2026-08-07T00:44:09.846097Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.016409Z","title":"Fast Bulk Bitwise AND and OR in DRAM,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.016409Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:2f40dc2e4f3397fa1971c01ab8bd9f3554e2ca09b36c445ea3b6481409b30edf","observation_id":"35075c68-3132-4026-a495-61b02b1968bc","resolution":{"observed_at":"2026-08-07T00:44:10.016409Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1905.09822","last_updated":"2020-04-05T14:08:23Z","snapshot_observed_at":"2026-07-06T07:55:03.097133Z","submitted_at":"2019-05-23T06:17:39Z","title":"In-DRAM Bulk Bitwise Execution Engine","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1905.09822","snapshot_observed_at":"2026-08-07T00:44:10.113094Z","title":"In-DRAM Bulk Bitwise Execution Engine,","venue":null,"work_id":null,"year":1905},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.113094Z"},"links":{"cited_paper":"/paper/1905.09822","citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:48150331235f767761cadc31ebb851fd20d55c7d70969c22d452d37e308c8f49","observation_id":"c15cb6a4-a9f5-423e-a54b-fa8f0cff6206","resolution":{"observed_at":"2026-08-07T00:44:10.113094Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.241666Z","title":"SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.241666Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:f8e10d09fc901b354d6afaf62fe23519eda9f3527580132ab182ab3785ec703e","observation_id":"e5eacc39-3490-43f3-a9f1-8631df42807f","resolution":{"observed_at":"2026-08-07T00:44:10.241666Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.361616Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.361616Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:143f84a44326621eefe4f8664db38fc0792dc44856ea73d782458f0680cac383","observation_id":"f40a5dc4-bc2a-457e-a537-4998ebb35f12","resolution":{"observed_at":"2026-08-07T00:44:10.361616Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.507589Z","title":"Memory-Centric Computing: Solving Com- puting’s Memory Problem,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.507589Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b72e951250019a8de9ba7011800411fd3b4dcf3b7f344ad8090f533ae3001aae","observation_id":"2ad16592-d5cc-4c33-86e8-a739b850f9a9","resolution":{"observed_at":"2026-08-07T00:44:10.507589Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.681033Z","title":"Bitmap Index Design and Evaluation,","venue":null,"work_id":null,"year":1998},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.681033Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:1bfc0820cac9d4e6fe236ffb426c4ebcc17c7c98f3c3451151d84a97aab281fe","observation_id":"a7eb69dd-f091-4bcd-8a4c-9588e882300b","resolution":{"observed_at":"2026-08-07T00:44:10.681033Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.819280Z","title":"Bitmap Index Design Choices and Their Perfor- mance Implications,","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.819280Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:e9b395ec3face157cb189f9285eb7d9f8ff73c0070928d234197b6f79f6fd751","observation_id":"66f0873a-129c-44b7-b982-9a05d05b55ca","resolution":{"observed_at":"2026-08-07T00:44:10.819280Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.964870Z","title":"WideTable: An Accelerator for Analytical Data Processing,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.964870Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a255325be37a5139699f244f8954727756c0ca635d28b3e1361ab02f1bb4200c","observation_id":"329f1a5a-c8eb-40a1-be7d-5c358c4ed2f2","resolution":{"observed_at":"2026-08-07T00:44:10.964870Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.103542Z","title":"BitWeaving: Fast Scans for Main Memory Data Processing,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.103542Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:7b40984fdc83e47531e6a505ce7a874205aed03ec3ef27f6c1dd7c49363d0457","observation_id":"94435a41-9e74-45df-8972-1b9ef901ab2d","resolution":{"observed_at":"2026-08-07T00:44:11.103542Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.255446Z","title":"BitFunnel: Revisiting Signatures for Search,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.255446Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:c997ba45b15965259ddaebf02698db2fe42a14928012c02265c3a4bd59d1e2b2","observation_id":"97725f92-4edd-4b07-a6db-b8f8e87a56e2","resolution":{"observed_at":"2026-08-07T00:44:11.255446Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.375309Z","title":"RowClone: Fast and Energy- Efficient In-DRAM Bulk Data Copy and Initialization,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.375309Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:fe17fcec92dd22e3ff291d63eaa343131a27a610ce10c25fbc6c56fd2625efec","observation_id":"e066121c-dd62-40f5-ad82-22a68c8e6eee","resolution":{"observed_at":"2026-08-07T00:44:11.375309Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.518149Z","title":"FastBit: An Efficient Indexing Technology for Accelerating Data-Intensive Science,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.518149Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:007b1dea4e0abba92b9b0c700651099efe5f3191af568132deded262b4a9e622","observation_id":"8ad52a69-eed9-4385-a371-121d12295397","resolution":{"observed_at":"2026-08-07T00:44:11.518149Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.640811Z","title":"Encoded Bitmap Indexing for Data Warehouses,","venue":null,"work_id":null,"year":1998},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.640811Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a930dc155268d46fb588ec65ef602f9577980b3a0789707cd6a3d253e0ee4bea","observation_id":"a4953597-9141-4488-a4df-a71210938210","resolution":{"observed_at":"2026-08-07T00:44:11.640811Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.748309Z","title":"Redis bitmaps,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.748309Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:99b13cd2ab1f5673c8a458409bb6de4bda176bd6b6273f0a001213eb269c3d39","observation_id":"c3761972-779a-4168-9a00-31721ff70cf5","resolution":{"observed_at":"2026-08-07T00:44:11.748309Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.812453Z","title":"Understanding Bulk-Bitwise Processing In-Memory Through Database Analytics,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.812453Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:7487388460d87aeba0f79f69ba66394135d900080ba45c10b53e4f0d2e503eea","observation_id":"256238bd-fe7c-48ec-8c65-fe76189a42b6","resolution":{"observed_at":"2026-08-07T00:44:11.812453Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.884461Z","title":"Bluedbm: An Appliance for Big Data Analytics,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.884461Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4aad2dc49c601545b22d1e99241f381ee18a61ea3850c30a6b4c87e21dd70519","observation_id":"d499ed14-4753-4bbc-a8bc-350b9e2b7362","resolution":{"observed_at":"2026-08-07T00:44:11.884461Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.951368Z","title":"Catalina: In-Storage Processing Acceleration for Scalable Big Data Analytics,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.951368Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:8dc43d399a0c025b0e16f843d58f7d94d130c43de72f5b5955885866a8b9f08a","observation_id":"5023a393-1dd5-4142-b663-530a703d8986","resolution":{"observed_at":"2026-08-07T00:44:11.951368Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.052467Z","title":"SmartSSD: FPGA Accelerated Near-Storage Data Analytics on SSD,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.052467Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:c3a83d1b53d34918418fb7b66d10442c86af5d93731c17352c85b1077bf5c89c","observation_id":"4850104c-ccf4-4794-a7e9-ad3c752f3237","resolution":{"observed_at":"2026-08-07T00:44:12.052467Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.164917Z","title":"SISA: Set- Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.164917Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:babd2d08aa2c7b510aa9d1ba561e29634b7d14d2dea400b74795aabff1a2323a","observation_id":"4eb04a82-de1b-4be7-8ec5-20b8e4288764","resolution":{"observed_at":"2026-08-07T00:44:12.164917Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.291638Z","title":"Direction-Optimizing Breadth-First Search,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.291638Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a5ce822cf5a21451030b7aab036893a9af58ba78f2a57c73dbe01eefc4b0c01b","observation_id":"8862006d-9a4a-44de-9d3c-7fb2ace4ac64","resolution":{"observed_at":"2026-08-07T00:44:12.291638Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.419048Z","title":"Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-Volatile Memories,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.419048Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:749b4af09c34833cea6a3a7456b3363345792a9ac04e4c804e5b8fb6b6b2d2ba","observation_id":"17def44a-82ee-4d81-9432-dc909007df5d","resolution":{"observed_at":"2026-08-07T00:44:12.419048Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.491246Z","title":"Parabit: Processing Parallel Bitwise Operations in NAND Flash Memory Based SSDs,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.491246Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:d8c380d406ec6a83a9ddb9fdce58916fb5ae7db4b3f2c1ab3f71ec181f95ee9c","observation_id":"68e4b405-3f5e-4586-8aee-5908bdc20e34","resolution":{"observed_at":"2026-08-07T00:44:12.491246Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.552158Z","title":"Gatekeeper: A New Hardware Architecture For Accelerating Pre-Alignment In DNA Short Read Mapping,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.552158Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:91f6f6b69775bcbc73f538c1a6a1a675c0f884f2cb2a39126b2138bff1e7a541","observation_id":"1ed449f1-1a8b-47d6-a4d2-60d80215bafc","resolution":{"observed_at":"2026-08-07T00:44:12.552158Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.675293Z","title":"BitPAl: A Bit-Parallel, General Integer- Scoring Sequence Alignment Algorithm,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.675293Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:64407cf2f58380268c99309490f0fe9460e06978081ab441e55f40e271401a9a","observation_id":"53a49809-9a07-474b-9ab1-b3a851e6dbaf","resolution":{"observed_at":"2026-08-07T00:44:12.675293Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.761431Z","title":"Shifted Hamming Distance: A Fast and Accurate SIMD-Friendly Filter to Accelerate Alignment Verification in Read Mapping,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.761431Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:9c11b5d58808f04f0706e7adad1374a9c65bc003542505bf7fc69e2d764935c8","observation_id":"c8f8e1e2-0fe9-4279-8f74-0178fc2bb5d3","resolution":{"observed_at":"2026-08-07T00:44:12.761431Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.825207Z","title":"GenASM: A High- Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.825207Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:9ef509db38191244c01281a76b6d566aaae1f5ed130b8ce18603bc84dcb2a172","observation_id":"1fd42078-916c-49a8-b5d8-3ed47a15187b","resolution":{"observed_at":"2026-08-07T00:44:12.825207Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.906148Z","title":"GRIM-Filter: Fast Seed Filtering in Read Mapping using Emerging Memory Technologies,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.906148Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:e15dd3211ec314beab8f5d32162319a2aa25ab115146db8d92d59dd2742d4c28","observation_id":"b5ae27e4-0976-4525-997b-b3adc730d234","resolution":{"observed_at":"2026-08-07T00:44:12.906148Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.984948Z","title":"A Fast Bit-Vector Algorithm for Approximate String Matching Based on Dynamic Programming,","venue":null,"work_id":null,"year":1999},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.984948Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:fea1582ef463c8b2851f23c575081ebc161b7892dfb52da61c7689a0cd864667","observation_id":"2baf18d5-7f4c-487a-9ca6-e841892e9713","resolution":{"observed_at":"2026-08-07T00:44:12.984948Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.077108Z","title":"Optical Image Encryption Based on XOR Operations,","venue":null,"work_id":null,"year":1999},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.077108Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:e0848ae30cbec1e446222eb3aa6fcfc3bcaf5e7a0bcd53482ebd5e76fcb04609","observation_id":"7bd7da86-f4f0-4b8c-ab04-e2fa999bafd1","resolution":{"observed_at":"2026-08-07T00:44:13.077108Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.226898Z","title":"XOR-based Visual Cryptog- raphy Schemes,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.226898Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:9d09a6bfeca5aabeffe9e2eaf39bb2468ee7e7a32448617cb526c748eb95a6a1","observation_id":"f47b7a38-7655-455d-a720-4d4d2abc7c9d","resolution":{"observed_at":"2026-08-07T00:44:13.226898Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.369920Z","title":"Sparse Distributed Memory and Related Models,","venue":null,"work_id":null,"year":1992},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.369920Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:3b135bd522296ac1a1b4556b2fda889953cac9028cd73f5c6562b0e0d3639009","observation_id":"560a3a06-d790-4486-b338-6b598ed1c4b4","resolution":{"observed_at":"2026-08-07T00:44:13.369920Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.544505Z","title":"Hyperdimensional Computing: An Introduction to Computing in Distributed Representation with High-Dimensional Random Vectors,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.544505Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:700347c08bea6185950357153cf933f16e5d61e948c58cc315d14906188741f0","observation_id":"5b76c3a0-0059-49d9-a54c-0353d66acfb5","resolution":{"observed_at":"2026-08-07T00:44:13.544505Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.685607Z","title":"In-memory Hyperdimensional Computing,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.685607Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:0cee67e7d1e88b8f7e8c7325d780fc42324dee1e689846cc77696898e023a721","observation_id":"b9ff0424-f49a-4769-8261-dac7c57109ef","resolution":{"observed_at":"2026-08-07T00:44:13.685607Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.802918Z","title":"PAPI: Exploiting Dynamic Parallelism in Large Language Model Decoding with a Processing-In-Memory-Enabled Computing System,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.802918Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b5a65dd89a43f37c8eb0792c902648fe7c95d3d37abb4918ebf43a2ceb518438","observation_id":"4d191b4f-34b3-42e8-a025-d4bc7938663c","resolution":{"observed_at":"2026-08-07T00:44:13.802918Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.902899Z","title":"PIM Is All You Need: A CXL-Enabled GPU-Free System for Large Language Model Inference,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.902899Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:5a4be71be5e19cf55df34ffebe4c9e58d98c9b9aa7e5dc9f43e5e7fb53ea3cd1","observation_id":"4578acd5-bf4a-475e-9dc3-8817a68a0d86","resolution":{"observed_at":"2026-08-07T00:44:13.902899Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.013814Z","title":"TransPIM: A Memory-Based Acceleration via Software-Hardware Co-Design for Transformer,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.013814Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:7c1489e3bc5cd3becf59dce8a8b01e7a66f4c47ec3a6946517331c641605f583","observation_id":"959b474b-83da-4d2f-968f-292b35fbbe63","resolution":{"observed_at":"2026-08-07T00:44:14.013814Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.127906Z","title":"AttAcc! Unleashing the Power of PIM for Batched Transformer-based Generative Model Inference,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.127906Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:ea544778442eb477dd67959cf1241ee91ef8763ff86847a3e1322840bf342c22","observation_id":"c736616b-4d7f-4289-b33c-532accbbdb41","resolution":{"observed_at":"2026-08-07T00:44:14.127906Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.283683Z","title":"IANUS: Integrated Accelerator based on NPU-PIM Unified Memory System,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.283683Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:10f4afa440d00e6c092606e3ed732e612e535076a7d8f6db7783b16188ae8b67","observation_id":"69fc1375-1749-43df-b86c-5b05a3a7f2a9","resolution":{"observed_at":"2026-08-07T00:44:14.283683Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.380913Z","title":"Duplex: A Device for Large Language Models with Mixture of Experts, Grouped Query Attention, and Continuous Batching,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.380913Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:0a7de70a9d506dcb57ed050b533de06700c0ae8d4ca4061a745ed91e2a1d6492","observation_id":"504fecef-9457-4445-a5b1-65c64863d89b","resolution":{"observed_at":"2026-08-07T00:44:14.380913Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.506490Z","title":"Neupims: Npu-pim Heterogeneous Acceleration for Batched LLM Inferencing,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.506490Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:ff51161c716bbf65a15885a570d0a7eb6abd3106fae9793c98cc8b68f34346c0","observation_id":"f9e90cd3-536f-4897-a81e-d206fa2219e6","resolution":{"observed_at":"2026-08-07T00:44:14.506490Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.605464Z","title":"Language Models are Few-Shot Learners,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.605464Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:5eb7c42a2c91aa487f61c5e275419a5dcabaccbd7888f20d8d67fa0a56fece62","observation_id":"b4771de0-e550-49d3-8f66-bffe504640fc","resolution":{"observed_at":"2026-08-07T00:44:14.605464Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.788779Z","title":"BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.788779Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a3f876f3cb6c6888b118c3b70e776174e35f365671d7db283ace9de90c22867e","observation_id":"c7ac51ad-ad52-4ffc-bba7-25e80d26e6d1","resolution":{"observed_at":"2026-08-07T00:44:14.788779Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.920271Z","title":"Generative Adversarial Networks,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.920271Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:96fc83e202dd565c2e448129ed5ba1cbd49717fe894d9e05e68755249be97a78","observation_id":"374f8476-7525-463a-a54c-2d77929e041a","resolution":{"observed_at":"2026-08-07T00:44:14.920271Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.049239Z","title":"ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.049239Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b2389b5710a1fa5f18febc648c572df5329ab3a3243d343d6d324789f8458b7e","observation_id":"2e505cf5-9c09-4945-bd1b-056df5ef7891","resolution":{"observed_at":"2026-08-07T00:44:15.049239Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.243540Z","title":"FracDRAM: Fractional Values in Off-the-Shelf DRAM,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.243540Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b2f84bbbaba8159ed4f0e99942c2e030818da3f62993f8af31c6df08e0f4a670","observation_id":"6c5a062d-662e-4241-bd50-817b230acfff","resolution":{"observed_at":"2026-08-07T00:44:15.243540Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.479579Z","title":"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.479579Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:37b540e1a4d6155fd395dc2163fbc827a76ae5667b1990eb8a167ce660adfabd","observation_id":"a1b303ee-8ff3-4437-a3fe-aff5726c5812","resolution":{"observed_at":"2026-08-07T00:44:15.479579Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.616225Z","title":"QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.616225Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:355d201f5b802076c811d2916b9051317b8281c0ed8e011d38696251f4362f03","observation_id":"08667d2c-7697-4ee6-ba59-6551bb26162a","resolution":{"observed_at":"2026-08-07T00:44:15.616225Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.739992Z","title":"PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.739992Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b62c5ce63ff1aec7e5616f16bfa981657dfc4ef8df8ca18721e273c5cd1a343a","observation_id":"84f3d48e-9836-4b03-9d9c-8facbd6afc2a","resolution":{"observed_at":"2026-08-07T00:44:15.739992Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.869955Z","title":"Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.869955Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:89987356da156508c6b358fc526457fa1ad215e1e207c18f81e08acf8a360034","observation_id":"1e4bd2fc-5a3a-4d8d-9cde-250d86227689","resolution":{"observed_at":"2026-08-07T00:44:15.869955Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.020220Z","title":"Simultaneous Many- Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.020220Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:42e009d377c0384534067966ea8d92a77eebf1d65f7c3836f1723dcbae93f6e7","observation_id":"c7aae3ca-b421-4617-803a-6a4501cfc88d","resolution":{"observed_at":"2026-08-07T00:44:16.020220Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.146186Z","title":"MIMDRAM: An End-to-End Processing-Using-DRAM System for High- Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.146186Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:ac22cc45c86cae8fae954ee3bdf9c6817308a22cf24985cfb31328b946376a0d","observation_id":"6ec36187-c584-445c-9c79-32c8c9a64e36","resolution":{"observed_at":"2026-08-07T00:44:16.146186Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.264816Z","title":"Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.264816Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4e3de9929693e5d769beaf8d9eddb0bd1286dd5ff4894608aaaf1a7b79d0c0d6","observation_id":"6a56c62b-852e-4541-bb68-1bcab7d36751","resolution":{"observed_at":"2026-08-07T00:44:16.264816Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1610.09603","last_updated":"2016-10-30T05:01:54Z","snapshot_observed_at":"2026-07-06T05:16:41.164761Z","submitted_at":"2016-10-30T05:01:54Z","title":"The Processing Using Memory Paradigm:In-DRAM Bulk Copy, Initialization, Bitwise AND and OR","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1610.09603","snapshot_observed_at":"2026-08-07T00:44:16.441679Z","title":"The Processing Using Memory Paradigm: In-DRAM Bulk Copy, Initialization, Bitwise AND and OR,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.441679Z"},"links":{"cited_paper":"/paper/1610.09603","citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:42f94898837faf3db30eb0dc93728d73906dd3e4882661f1150b6fec1723db83","observation_id":"578429a3-4dc8-4ef1-ab7e-cc4496520bcf","resolution":{"observed_at":"2026-08-07T00:44:16.441679Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.568629Z","title":"RowClone: Accelerating Data Movement and Initialization Using DRAM,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.568629Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:31b426c453065d18fd04765a96cc60733e310837d16e8dda720b310e773ac539","observation_id":"dcbe52db-e514-4f08-a742-c5da715e1cf0","resolution":{"observed_at":"2026-08-07T00:44:16.568629Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.695365Z","title":"MajorK: Majority Based Kmer Matching in Commodity DRAM,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.695365Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4b68522f60ebf2e7ef800dca6c282acdf832a3d6a81ddcdfa94753f7beddfb4c","observation_id":"acab8634-33ff-44bb-972f-ac748845b34b","resolution":{"observed_at":"2026-08-07T00:44:16.695365Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.851096Z","title":"Exploiting Hardware Vulnera- bilities to Attack Embedded System Devices: A Survey of Potent Microarchitectural Attacks,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.851096Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:9ddb05d2533967f2ecaa0f2fcc943eb30f35f83fd9793cb0e67ca3311ab60e0f","observation_id":"c864cd2f-237c-4d25-82d6-56267e475a73","resolution":{"observed_at":"2026-08-07T00:44:16.851096Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.936646Z","title":"Attacking Deterministic Signature Schemes using Fault Attacks,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.936646Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:72f5f77ba84e2cdc6ed5f7b4ded968c9a1b07975eb1bc843fe1532af9b1eae27","observation_id":"68687ecf-d696-47a3-8770-2a0d5e3ad5d8","resolution":{"observed_at":"2026-08-07T00:44:16.936646Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.066437Z","title":"Throwhammer: Rowhammer Attacks Over the Network and Defenses,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.066437Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b9395090c830fb8b93c647f92463e3d19432b316ef7d7dcae40f092006412f7f","observation_id":"1487ede5-4d95-4ae1-8ed2-f463599bc4c3","resolution":{"observed_at":"2026-08-07T00:44:17.066437Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.219884Z","title":"OpenSSL Bellcore’s Protection Helps Fault Attack,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.219884Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:ba867dab127f34025f72afd9b107ed3eae1b44a2319e52bbd45495a09405344e","observation_id":"d05dd11d-e697-4d42-8cdd-569a81aecf4d","resolution":{"observed_at":"2026-08-07T00:44:17.219884Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.297845Z","title":"Software-Only Reverse Engi- neering of Physical DRAM Mappings for Rowhammer Attacks,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.297845Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:d6016b7f623d4555644b9c4849a589965bbdd5ea939ae9b714f7c95a0abe3823","observation_id":"dd9851d4-d6fd-4188-932c-c36b3f868752","resolution":{"observed_at":"2026-08-07T00:44:17.297845Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.411190Z","title":"Triggering Rowhammer Hardware Faults on ARM: A Revisit,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.411190Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:cb9bc9f0f8dbc1c41a9a64cc95a8603899713a1ee5c4a2a3c1309a268f2573b0","observation_id":"4ac8a992-ee5a-4957-b230-d62985f32468","resolution":{"observed_at":"2026-08-07T00:44:17.411190Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.564171Z","title":"Advanced Fault Attacks in Software: Exploiting the Rowhammer Bug,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.564171Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:3b2bcf39cbcd07e34f10e233005033636e4b94adb7bc3782450d0a4e2a490c1c","observation_id":"9dc3ac8f-a931-421e-a4bb-bc90e66be239","resolution":{"observed_at":"2026-08-07T00:44:17.564171Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.714559Z","title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.714559Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:8015663835eed6a70c2ded09a99b83daa156b4da0d2490160fae7f14b039af83","observation_id":"8d786582-4576-4253-b7cb-922293a0153f","resolution":{"observed_at":"2026-08-07T00:44:17.714559Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.848604Z","title":"Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":93,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.848604Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:c231d2121cc18ea6976fe366ef807407432c407abbb3bfe70f71a434ff15e48b","observation_id":"0fd75ea6-eee1-4fc5-bd32-364569460ddd","resolution":{"observed_at":"2026-08-07T00:44:17.848604Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.950089Z","title":"RowHammer — GitHub Repository,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":94,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.950089Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:db8ca9b8f3489422071306d1a6dc5e57f79b63e05be6d0f9a1b6e1549e0f663d","observation_id":"d8077e82-ce58-4541-b7a8-3b3546975ba1","resolution":{"observed_at":"2026-08-07T00:44:17.950089Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.067627Z","title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":95,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.067627Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:485db8edeb9c22d3642e4131ff7befcf1bcf5d7ca524afefc90d05a257e3e974","observation_id":"b17f7811-b254-4416-b041-e86c52ae2889","resolution":{"observed_at":"2026-08-07T00:44:18.067627Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.213517Z","title":"Drammer: Deterministic Rowhammer Attacks on Mobile Platforms,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":96,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.213517Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:9ff6098812d7f5e14e0381f7f1637939131418fa8b0476720e1a53f1f82bbcbe","observation_id":"fabbe6bf-8fce-413e-b978-f7a392badaf7","resolution":{"observed_at":"2026-08-07T00:44:18.213517Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.351995Z","title":"Rowhammer.js: A Remote Software-Induced Fault Attack in Javascript,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":97,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.351995Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:92488b86c01c18928f224254743b2f462f96dd1990aa8064c8f4956c16b9fdd1","observation_id":"1dab34a0-f7bc-42b3-91a4-3e793a58a521","resolution":{"observed_at":"2026-08-07T00:44:18.351995Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.485611Z","title":"Flip Feng Shui: Hammering a Needle in the Software Stack,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":98,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.485611Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a06297d63a1bc25c2d5bbde8257d764fcb4f1428a2259f9de9a5fa8f808a8920","observation_id":"7eb014b6-fcc2-4af9-9dd0-1e9cf5ab86bd","resolution":{"observed_at":"2026-08-07T00:44:18.485611Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.671639Z","title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":99,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.671639Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a6d487abf7e9bd55cc21d883ce66bca53cf97a060f8f2bbae7295b43c83d74f5","observation_id":"f88ad49a-d066-4515-9077-6bb491526dab","resolution":{"observed_at":"2026-08-07T00:44:18.671639Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.773351Z","title":"One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":100,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.773351Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:92c12038c99bb63e3ad4336c197c3410410e2d34fe2890674380ee4c0c054d1b","observation_id":"b3475927-2cc2-4b39-a5ef-7c1e3fc1379a","resolution":{"observed_at":"2026-08-07T00:44:18.773351Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-09T17:38:22.844189Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips"},"reference_resolution":{"displayed":100,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":100,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":272},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 100 of 272 outbound references and 0 inbound Pith citation observations for arXiv:2506.12947."}